Top
1M pixel ADAS 60-100MHz PCLK serializer

DS90UB633A-Q1

ACTIVE

Product details

Parameters

Function Serializer Color depth (bpp) 12 Input compatibility LVCMOS Pixel clock frequency (Max) (MHz) 100 Output compatibility FPD-Link III LVDS Features CRC, I2C Config, 4 GPO, Coax or STP Signal conditioning DC Balance EMI reduction LVDS Diagnostics BIST Operating temperature range (C) -40 to 105 open-in-new Find other FPD-Link SerDes

Package | Pins | Size

WQFN (RTV) 32 25 mm² 5 x 5 open-in-new Find other FPD-Link SerDes

Features

  • AEC-Q100 qualified for automotive applications with the following results:
    • Device temperature grade 2: –40°C to +105°C ambient operating temperature
  • 56.25-MHz to 100-MHz input pixel clock support
  • Robust Power-Over-Coaxial (PoC) operation
  • Programmable data payload:
    • 8/10-Bit payload 75-MHz to 100-MHz
    • 12-Bit payload 56.25-MHz to 100-MHz
  • Continuous low latency bidirectional control interface channel with I2C support at 400-kHz
  • Embedded clock with DC-balanced coding to support AC-coupled interconnects
  • Capable of driving up to 15-m coaxial or Shielded Twisted-Pair (STP) cables
  • 4 Dedicated General-Purpose Input/Output (GPIO)
  • 1.8-V, 2.8-V or 3.3-V compatible parallel inputs on serializer
  • Single power supply at 1.8-V
  • ISO 10605 and IEC 61000-4-2 ESD compliant
  • Compatible with DS90UB66x-Q1 and DS90UB63x-Q1 deserializers
open-in-new Find other FPD-Link SerDes

Description

The DS90UB633A-Q1 device offers an FPD-Link III interface with a high-speed forward channel and a bidirectional control channel for data transmission over a single coaxial cable or differential pair. The DS90UB633A-Q1 device incorporates differential signaling on both the high-speed forward channel and bidirectional control channel data paths. The serializer/deserializer pair is targeted for connections between imagers and video processors in an electronic control unit (ECU). This device is ideally suited for driving video data requiring up to 12-bit pixel depth plus two synchronization signals along with bidirectional control channel bus.

Using TI’s embedded clock technology allows transparent full-duplex communication over a single differential pair, carrying asymmetrical-bidirectional control channel information. This single serial stream simplifies transferring a wide data bus over PCB traces and cable by eliminating the skew problems between parallel data and clock paths. This significantly saves system cost by narrowing data paths that in turn reduce PCB layers, cable width, and connector size and pins. Internal DC-balanced encoding/decoding is used to support AC-coupled interconnects.

open-in-new Find other FPD-Link SerDes
Download

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 2
Type Title Date
* Data sheet DS90UB633A-Q1 60-MHz to 100-MHz FPD-Link III Serializer datasheet (Rev. A) Nov. 12, 2020
Technical article How to choose a power supply for an automotive camera module Sep. 17, 2020

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
document-generic User guide
299
Description
The DS90UB933-Q1EVM evaluation module (EVM) helps you evaluate the operation and performance of the DS90UB933-Q1 37.5-MHz to 100-MHz FPD-Link III serializer (SER). The device translates 10 or 12 bits of LVCMOS data into a high-speed serialized FPD-Link III interface transported over a single (...)
Features
  • Supports 10-bit or 12-bit data transmission at up to 100-MHz PCLK
  • Coax cable support
  • Parallel LVCMOS input interface

Design tools & simulation

SIMULATION MODEL Download
SLNM006.ZIP (79 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SIMULATION TOOL Download
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
WQFN (RTV) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos