DS90UB948-Q1

ACTIVE

Product details

Function Deserializer Color depth (bpp) 24 Input compatibility FPD-Link III LVDS Pixel clock frequency (Max) (MHz) 192 Output compatibility LVDS Features Low-EMI Point-to-Point Communication Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Operating temperature range (C) -40 to 105
Function Deserializer Color depth (bpp) 24 Input compatibility FPD-Link III LVDS Pixel clock frequency (Max) (MHz) 192 Output compatibility LVDS Features Low-EMI Point-to-Point Communication Signal conditioning Adaptive Equalizer EMI reduction LVDS Diagnostics BIST Operating temperature range (C) -40 to 105
WQFN (NKD) 64 81 mm² 9 x 9
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to +105°C ambient operating temperature
  • Supports pixel clock frequency up to 192 MHz for up to 2K (2048x1080) resolutions with 24-bit color depth
  • 1-Lane or 2-lane FPD-Link III interface with de-skew capability
  • Single or dual OpenLDI (LVDS) transmitter
    • Single channel: up to 96-MHz pixel clock
    • Dual channel: up to 192-MHz pixel clock
    • Configurable 18-Bit RGB or 24-bit RGB
  • Functional Safety-Capable
    • Documentation available to aid ISO 26262 system design
  • Four high-speed GPIOs (up to 2 Mbps each)
  • Adaptive receive equalization
    • Compensates for channel insertion loss of up to –15.5 dB at 1.48 GHz and -9 dB at 1.68 GHz
    • Provides automatic temperature and cable aging compensation
  • SPI control interfaces up to 3.3 Mbps
  • I2C (Controller/Target) With 1-Mbps fast-mode plus
  • Image enhancement (white balance and dithering)
  • Supports 7.1 multiple I2S (4 data) channels
  • Qualified for automotive applications
  • AEC-Q100 qualified with the following results:
    • Device temperature grade 2: –40°C to +105°C ambient operating temperature
  • Supports pixel clock frequency up to 192 MHz for up to 2K (2048x1080) resolutions with 24-bit color depth
  • 1-Lane or 2-lane FPD-Link III interface with de-skew capability
  • Single or dual OpenLDI (LVDS) transmitter
    • Single channel: up to 96-MHz pixel clock
    • Dual channel: up to 192-MHz pixel clock
    • Configurable 18-Bit RGB or 24-bit RGB
  • Functional Safety-Capable
    • Documentation available to aid ISO 26262 system design
  • Four high-speed GPIOs (up to 2 Mbps each)
  • Adaptive receive equalization
    • Compensates for channel insertion loss of up to –15.5 dB at 1.48 GHz and -9 dB at 1.68 GHz
    • Provides automatic temperature and cable aging compensation
  • SPI control interfaces up to 3.3 Mbps
  • I2C (Controller/Target) With 1-Mbps fast-mode plus
  • Image enhancement (white balance and dithering)
  • Supports 7.1 multiple I2S (4 data) channels

The DS90UB948-Q1 is a FPD-Link III deserializer which, in conjunction with the DS90UB949A/949/947-Q1 serializers, converts 1-lane or 2-lane FPD-Link III streams into a FPD-Link (OpenLDI) interface. The Deserializer is capable of operating over cost-effective 50-Ω single-ended coaxial or 100-Ω differential shielded twisted-pair (STP) cables. It recovers the data from one or two FPD-Link III serial streams and translates it into dual pixel FPD-Link (8 LVDS data lanes + clock) supporting video resolutions up to 2K (2048x1080) with 24-bit color depth. This provides a bridge between HDMI enabled sources such as GPUs to connect to existing LVDS displays or application processors.

The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C and SPI communication, over the same differential link. Consolidation of video data and control over two differential pairs decreases the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward compatible mode, the device supports up to WXGA and 720p resolutions with 24-bit color depth over a single differential link.

The device automatically senses the FPD-Link III channels and supplies a clock alignment and de-skew functionality without the need for any special training patterns. This ensures skew phase tolerance from mismatches in interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.

The DS90UB948-Q1 is a FPD-Link III deserializer which, in conjunction with the DS90UB949A/949/947-Q1 serializers, converts 1-lane or 2-lane FPD-Link III streams into a FPD-Link (OpenLDI) interface. The Deserializer is capable of operating over cost-effective 50-Ω single-ended coaxial or 100-Ω differential shielded twisted-pair (STP) cables. It recovers the data from one or two FPD-Link III serial streams and translates it into dual pixel FPD-Link (8 LVDS data lanes + clock) supporting video resolutions up to 2K (2048x1080) with 24-bit color depth. This provides a bridge between HDMI enabled sources such as GPUs to connect to existing LVDS displays or application processors.

The FPD-Link III interface supports video and audio data transmission and full duplex control, including I2C and SPI communication, over the same differential link. Consolidation of video data and control over two differential pairs decreases the interconnect size and weight and simplifies system design. EMI is minimized by the use of low voltage differential signaling, data scrambling, and randomization. In backward compatible mode, the device supports up to WXGA and 720p resolutions with 24-bit color depth over a single differential link.

The device automatically senses the FPD-Link III channels and supplies a clock alignment and de-skew functionality without the need for any special training patterns. This ensures skew phase tolerance from mismatches in interconnect wires such as PCB trace routing, cable pair-to-pair length differences, and connector imbalances.

Download

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DS90UB948-Q1EVM — DS90UB948-Q1EVM FPD-Link III Deserializer Evaluation Module

The Texas Instruments DS90UB948-Q1EVM evaluation module (EVM) converts FPD-Link III to OpenLDI. This kit will demonstrate the functionality and operation of the DS90UB948-Q1. The DS90UB948-Q1 is a FPD-Link III Deserializer which, in conjunction with the DS90UB949/929/947-Q1 Serializers, recovers (...)

Not available on TI.com
Support software

ALP — Analog LaunchPad™ software

Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:
  • Local and remote device access
  • (...)
Simulation model

DS90UB948-Q1 IBIS Model

SNLM184.ZIP (73 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs

TIDA-01453 — MIPI® DSI to OLDI/LVDS Bridge for Automotive Infotainment Head Unit Reference Design

This reference design offers two display interface options: an Automotive processor with MIPI® DSI output and an Automotive infotainment video display panel with OpenLDI (OLDI) / LVDS input The reference design provides two variations. Setup one converts the system on chip (SoC) DSI video (...)
Schematic: PDF
Package Pins Download
WQFN (NKD) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos