1MP MIPI CSI-2 FPD-Link III Deserializer for 1MP/60fps & 2MP/30 fps



Product details


Function Deserializer Color depth (bpp) 12 Input compatibility FPD-Link III LVDS Pixel clock frequency (Max) (MHz) 100 Output compatibility MIPI CSI-2 Features Line Fault Detection, Flexible GPIOs, Coax or STP, Ultra-Low Data and Control Path Latency, 2x2 Output Replication Mode, CRC, Pattern Generation Signal conditioning Adaptive Equalizer, Programmable Equalizer EMI reduction LVDS Diagnostics BIST Operating temperature range (C) -40 to 105 open-in-new Find other FPD-Link SerDes

Package | Pins | Size

VQFN (RGZ) 48 49 mm² 7 x 7 open-in-new Find other FPD-Link SerDes


  • AEC-Q100 Qualified for Automotive Applications:
    • Device Temperature Grade 2: –40℃ to +105℃ Ambient Operating Temperature Range
  • 2.528 Gbps CSI-2 Video Bandwidth Per Channel
  • MIPI DPHY Version 1.2 / CSI-2 Version 1.3 Compliant
    • CSI-2 Output Ports
    • Supports 1, 2, 4 Data Lanes
    • CSI-2 Data Rate Scalable for 400 Mbps / 800 Mbps / 1.5 Gbps / 1.6 Gbps each Data Lane
    • Programmable Data Types
    • Four Virtual Channels
    • ECC and CRC Generation
  • 2x2 Output Replication Mode
  • Ultra-Low Data and Control Path Latency
  • Supports Single-Ended Coaxial or Shielded Twisted-Pair (STP) Cable
  • Adaptive Receive Equalization
  • I2C With Fast-Mode Plus up to 1 Mbps
  • Flexible GPIOs for Camera Diagnostics
  • Compatible With DS90UB935-Q1, DS90UB933-Q1 and DS90UB913A-Q1 Serializers
  • Line Fault Detection and Advanced Diagnostics
  • ISO 10605 and IEC 61000-4-2 ESD Compliant
open-in-new Find other FPD-Link SerDes


The DS90UB936-Q1 is a versatile deserializer capable of receiving serialized sensor data from source through an FPD-Link III interface. When paired with a DS90UB935-Q1 serializer, the DS90UB936-Q1 receives data from imagers supporting up to 2.528 Gbps CSI-2 throughput. The DS90UB936-Q1 may also be used with other compatible serializers such as the DS90UB933-Q1, and DS90UB913A-Q1. When configuring the CSI-2 interface for 2-lane operation, a duplicate MIPI CSI-2 clock lane is available to provide a replicated output. Replication mode creates two copies of the video stream for data logging and parallel processing.

The DS90UB935/936-Q1 chipset is AEC-Q100 qualified and designed to receive data across either 50-Ω single-ended coaxial or 100-Ω differential STP cables. AEC-Q100 qualification includes device temperature grade 2 (–40℃ to +105℃ ambient operating temperature range), device HBM ESD classification level ±4.5 kV, and device CDM ESD classification level C5. The deserializer hub is ideal for Power-over-Coax applications and the receive equalizer automatically adapts to compensate for cable loss characteristics with no additional programming required, including cable degradation over time.

Each FPD-Link III interface includes a separate low latency bidirectional control channel (BCC) that continuously conveys I2C, GPIO, and other control information. GPIO signals purposed for sensor synchronization and diagnostic features also make use of the BCC.

open-in-new Find other FPD-Link SerDes

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DS90UB936-Q1 Dual 3 Gbps FPD-Link III Deserializer Hub With MIPI CSI-2 Outputs datasheet (Rev. B) Sep. 20, 2018
Technical article How to choose a power supply for an automotive camera module Sep. 17, 2020
User guide FPD-Link Margin Analysis Program (MAP) user's guide Jan. 14, 2019
Technical article Next-generation FPD-Link III devices add speed and flexibility to Advanced Driver Assistance Systems Oct. 18, 2017

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Software development

Analog LaunchPad™ software
ALP Analog LaunchPad (ALP) software is an interactive graphical user interface (GUI) software platform to evaluate TI FPD-Link™ serializers and deserializers (SerDes). ALP software enables device- and system-level evaluation with powerful built-in features, including:
  • Local and remote device access
  • Device (...)

Design tools & simulation

SNLM214.ZIP (217 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
SPICE-based analog simulation program
TINA-TI TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
document-generic User guide

CAD/CAE symbols

Package Pins Download
VQFN (RGZ) 48 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​