TLV2548-EP

ACTIVO

Salida en serie ADC de 200 200 kSPS y 2 bit, producto mejorado apagado automático (software y hardwa

Detalles del producto

Resolution (Bits) 12 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Single-ended Multichannel configuration Multiplexed Rating HiRel Enhanced Product Reference mode External, Internal Input voltage range (max) (V) 5.5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -55 to 125 Power consumption (typ) (mW) 3.3 Analog supply voltage (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 71 Digital supply (min) (V) 3 Digital supply (max) (V) 5.5
Resolution (Bits) 12 Sample rate (max) (ksps) 200 Number of input channels 8 Interface type SPI Architecture SAR Input type Single-ended Multichannel configuration Multiplexed Rating HiRel Enhanced Product Reference mode External, Internal Input voltage range (max) (V) 5.5 Input voltage range (min) (V) 0 Features Oscillator Operating temperature range (°C) -55 to 125 Power consumption (typ) (mW) 3.3 Analog supply voltage (min) (V) 3 Analog supply voltage (max) (V) 5.5 SNR (dB) 71 Digital supply (min) (V) 3 Digital supply (max) (V) 5.5
TSSOP (PW) 20 41.6 mm² (6.5 mm × 6.4 mm)
  • Maximum Throughput 200-KSPS
  • Built-In Reference, Conversion Clock and 8x FIFO
  • Differential/Integral Nonlinearity Error: ±1.2 LSB
  • Signal-to-Noise and Distortion Ratio: 70 dB, fi = 12 kHz
  • Spurious Free Dynamic Range: 75 dB, fi = 12 kHz
  • SPI (CPOL = 0, CPHA = 0)/DSP-Compatible Serial Interfaces
    With SCLK up to 20 MHz
  • Single Wide Range Supply 3.0 Vdc to 5.5 Vdc
  • Analog Input Range 0 V to Supply Voltage With 500-kHz BW
  • Hardware Controlled and Programmable Sampling Period
  • Low Operating Current (1.0 mA at 3.3 V, 2.0 mA at 5.5 V With External Ref,
    1.7-mA at 3.3V, 2.4-mA at 5.5-V With Internal Ref)
  • Power Down: Software/Hardware
    Power-Down Mode (1 µA Max, Ext Ref),
    Autopower-Down Mode (1 µA, Ext Ref)
  • Programmable Auto-Channel Sweep
  • SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55°C/125°C) Temperature Range(1)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability

(1) Custom temperature ranges available

  • Maximum Throughput 200-KSPS
  • Built-In Reference, Conversion Clock and 8x FIFO
  • Differential/Integral Nonlinearity Error: ±1.2 LSB
  • Signal-to-Noise and Distortion Ratio: 70 dB, fi = 12 kHz
  • Spurious Free Dynamic Range: 75 dB, fi = 12 kHz
  • SPI (CPOL = 0, CPHA = 0)/DSP-Compatible Serial Interfaces
    With SCLK up to 20 MHz
  • Single Wide Range Supply 3.0 Vdc to 5.5 Vdc
  • Analog Input Range 0 V to Supply Voltage With 500-kHz BW
  • Hardware Controlled and Programmable Sampling Period
  • Low Operating Current (1.0 mA at 3.3 V, 2.0 mA at 5.5 V With External Ref,
    1.7-mA at 3.3V, 2.4-mA at 5.5-V With Internal Ref)
  • Power Down: Software/Hardware
    Power-Down Mode (1 µA Max, Ext Ref),
    Autopower-Down Mode (1 µA, Ext Ref)
  • Programmable Auto-Channel Sweep
  • SUPPORTS DEFENSE, AEROSPACE, AND MEDICAL APPLICATIONS
    • Controlled Baseline
    • One Assembly/Test Site
    • One Fabrication Site
    • Available in Military (–55°C/125°C) Temperature Range(1)
    • Extended Product Life Cycle
    • Extended Product-Change Notification
    • Product Traceability

(1) Custom temperature ranges available

The TLV2548 is a high performance, 12-bit low-power, 3.86-µs, CMOS analog-to-digital converter (ADC) which operates from a single 3.0-V to 5.5-V power supply. This device has three digital inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TI DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame.

In addition to a high-speed A/D converter and versatile control capability, this device has an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLV2548 is designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/autopower-down modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The converter can use the external SCLK as the source of the conversion clock to achieve higher (up to 2.8 µs when a 20-MHz SCLK is used) conversion speed. Two different internal reference voltages are available. An optional external reference can also be used to achieve maximum flexibility.

The TLV2548 is characterized for operation from –55°C to 125°C.

The TLV2548 is a high performance, 12-bit low-power, 3.86-µs, CMOS analog-to-digital converter (ADC) which operates from a single 3.0-V to 5.5-V power supply. This device has three digital inputs and a 3-state output [chip select (CS), serial input-output clock (SCLK), serial data input (SDI), and serial data output (SDO)] that provide a direct 4-wire interface to the serial port of most popular host microprocessors (SPI interface). When interfaced with a TI DSP, a frame sync (FS) signal is used to indicate the start of a serial data frame.

In addition to a high-speed A/D converter and versatile control capability, this device has an on-chip analog multiplexer that can select any analog inputs or one of three internal self-test voltages. The sample-and-hold function is automatically started after the fourth SCLK edge (normal sampling) or can be controlled by a special pin, CSTART, to extend the sampling period (extended sampling). The normal sampling period can also be programmed as short (12 SCLKs) or as long (24 SCLKs) to accommodate faster SCLK operation popular among high-performance signal processors. The TLV2548 is designed to operate with very low power consumption. The power-saving feature is further enhanced with software/hardware/autopower-down modes and programmable conversion speeds. The conversion clock (OSC) and reference are built-in. The converter can use the external SCLK as the source of the conversion clock to achieve higher (up to 2.8 µs when a 20-MHz SCLK is used) conversion speed. Two different internal reference voltages are available. An optional external reference can also be used to achieve maximum flexibility.

The TLV2548 is characterized for operation from –55°C to 125°C.

Descargar Ver vídeo con transcripción Video

Productos similares que pueden interesarle

open-in-new Comparar alternativas
Funcionalidad similar a la del dispositivo comparado
ADS7067 ACTIVO Convertidor analógico a digital (ADC) SAR de ocho canales, 800 kSPS y 16 bits con GPIO y SPI Higher resolution, higher speed, commercial grade
ADS1278-EP ACTIVO ADC Delta Sigma de 24 bits de muestreo simultáneo, 144 kHz, octal de producto mejorado Higher resolution, lower speed, different architecture
ADS7038 ACTIVO Convertidor analógico a digital (ADC) de 8 canales, 1 MSPS y 12 bits con SPI, GPIO y CRC Higher speed, commercial grade

Documentación técnica

No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 5
Documentación principal Tipo Título Opciones de formato Descargar la versión más reciente en inglés Fecha
* Hoja de datos 2.7-V to 5.5-V 12-Bit 200 KSPS 4-/8-Channel Low-Power Serial Converter datasheet 28/10/2009
* VID TLV2548-EP VID V6210603 21/06/2016
Libro electrónico Best of Baker's Best: Precision Data Converters -- SAR ADCs 21/05/2015
Nota sobre la aplicación Determining Minimum Acquisition Times for SAR ADCs, part 2 17/03/2011
Nota sobre la aplicación Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A) 10/11/2010

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Herramienta de diseño

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
Productos y hardware compatibles
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
TSSOP (PW) 20 Ultra Librarian

Pedidos y calidad

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos