The ADS58C28 is a dual-channel, 11-bit analog-to-digital converter (ADC) with sampling rates up to 200MSPS. The device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power at 1.8V supply. This architecture makes it well-suited for multi-carrier, wide bandwidth communications applications.
The ADS58C28 uses third-generation SNRBoost3G technology to overcome SNR limitation as a result of quantization noise (for bandwidths less than Nyquist, fS/2). Enhancements in the SNRBoost3G technology allow support for SNR improvements over wide bandwidths (up to 60MHz). In addition, separate SNRBoost3G coefficients can also be programmed for each channel.
The device has a digital gain function that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. The digital outputs of all channels are output as double data rate (DDR) low-voltage differential signaling (LVDS) together with an LVDS clock output. The low data rate of this interface (400MBPS at 200MSPS sample rate) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The strength of the LVDS output buffers can be increased to support 50Ω differential termination. This increase allows the output clock signal to be connected to two separate receiver chips with an effective 50Ω termination (such as the two clock ports of the GC5330). The same digital output pins can also be configured as a parallel 1.8V CMOS interface.
The device includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. The ADS58C28 is specified over the industrial temperature range (–40°C to +85°C).
PowerPAD is a trademark of Texas Instruments Incorporated.
All other trademarks are the property of their respective owners
|Sample Rate (max) (SPS)|
|# Input Channels|
|Power Consumption (Typ) (mW)|
|Analog Input BW (MHz)|
|DNL (Max) (+/-LSB)|
|INL (Max) (+/-LSB)|
|Digital Supply (Min) (V)|
|Digital Supply (Max) (V)|
|Analog Voltage AV/DD (Min) (V)|
|Analog Voltage AV/DD (Max) (V)|
|Operating Temperature Range (C)|
|Approx. Price (US$)|
|2V (p-p)||2V (p-p)||1.5V (p-p)||2V (p-p)|
| Parallel LVDS |
| Parallel CMOS |
| Parallel CMOS |
| Parallel LVDS |
|-40 to 85||-40 to 85||-40 to 85||-40 to 85|
|63.95 | 1ku||27.40 | 1ku||14.60 | 1ku||111.95 | 1ku|
|Sample & Buy||Sample & Buy||Sample & Buy||Sample & Buy|
|Part #||Name||Product Family||Comments|
|GC5325||Wideband Digital Predistortion Transmit Processor||WIRELESS INFRASTRUCTURE DIGITAL RADIO PRODUCTS - WIDEBAND DIGITAL TRANSMIT AND RECEIVE SOLUTION|
|DAC3283||Dual 16 bit 800MSPS Communications DAC||DIGITAL TO ANALOG CONVERTER - HIGH SPEED DAC (>10MSPS)|
|THS4509||Wideband Operational Amplifier||OPERATIONAL AMPLIFIER - HIGH SPEED AMPLIFIER|
|THS770012||High-Speed Fully Differential ADC Driver Amplifier with 10 to 13 dB Selectable Gain||OPERATIONAL AMPLIFIER - HIGH SPEED AMPLIFIER|
|THS9001||50-MHz to 750 MHz Cascadable Amplifier||Broadband RF/IF - RF GAIN BLOCK AMPLIFIER|
|LMH6521||High Performance Dual DVGA||PGA/VGA - VARIABLE GAIN AMPLIFIER||High Speed Fully Differential Digital Variable Gain Amplifier with -98dBc IMD3 at 100MHz.|
|LMK04806||Low Noise Clock Jitter Cleaner With Dual Cascaded PLLs and Integrated 2.5 GHz VCO||Clock Jitter Cleaners - Dual / Cascaded PLL||Recommended clocking solution, providing low jitter clock outputs to maximize converter performance.|
|LMH6554||2.8 GHz Ultra Linear Fully Differential Amplifier||OPERATIONAL AMPLIFIER - HIGH SPEED AMPLIFIER||High Speed Fully Differential Digital Gain Amplifier with -98.3dBc IMD3 @ 100MHz|