DAC38RF89
Zweikanaliger Digital-Analog-Wandler (DAC), 14 Bit, 8,4 GSPS, 1–24x interpolierend, GSM-PLL mit 5 &
DAC38RF89
- 14-Bit resolution, 9-GSPS DAC with multimode operation
- 16-Bit, Dual-channel data mode
- Max input rate: 2.5-GSPS
- Wideband digital up-converter
- Interpolation: 1,2,4,6,8,10,12,16,18,20,24x
- 12-Bit, Dual-channel data mode
- Max input rate: 3.33-GSPS
- Wideband digital Up-converter
- Interpolation: 1,2,24x
- 8-Bit, Single-channel data mode
- Max input rate: 9-GSPS
- 16-Bit, Dual-channel data mode
- JESD204B interface
- Subclass 1 for multichip synchronization
- DAC38RF89: Maximum lane rate: 12.5 Gbps
- DAC38RF82: Maximum lane rate: 12.8 Gbps
- Differential output
- Supports DC coupling
- RF Full-scale output power (with 2:1 balun):
3 dBm at 2.14 GHz
- Internal PLL and VCO with bypass
- DAC38RF82: fC(VCO) = 5.9 or 8.9 GHz
- DAC38RF89: fC(VCO) = 5 or 7.5 GHz
- Power supplies: -1.8 V, 1.0 V, 1.8 V
- Package: 10 x 10 mm BGA, 0.8 mm pitch,
144-balls
The DAC38RF82 and DAC38RF89 are high performance, wide bandwidth RF-sampling digital-to-analog (DACs) that are capable of dual channel input data rate up to 3.33 GSPS or single-channel operation with 8-bits up to 9-GSPS. The devices have a low power JESD204B Interface with up to 8 lanes, with a maximum bit rate of 12.5 Gbps (DAC38RF89) and 12.8 Gbps (DAC38RF82).
In dual channel operation, the input interface is capable of data rates up to 3.33 GSPS at 12-bits and 2.5 GSPS at 16-bits resolution without interpolation. When used as a complex baseband transmitter with interpolation modes from 2x to 24x, the DAC38RF82 or DAC38RF89 is capable of synthesizing wideband signals up to 2 GHz bandwidth with 16-bit input resolution and 2.66 GHz bandwidth with 12-bit input resolution.
The 8-bit mode allows an input at the full 9 GSPS maximum DAC sample rate and can synthesize wideband signals from 0 to 4.5 GHz.
An optional low jitter PLL/VCO simplifies the DAC clock generation by allowing use of a lower frequency reference clock. DAC38RF82 and DAC38RF89 support different VCO frequency ranges, summarized in Device Comparison Table.
Technische Dokumentation
Typ | Titel | Datum | ||
---|---|---|---|---|
* | Data sheet | DAC38RF8x Dual-Channel, Differential-Output, 14-Bit, 9-GSPS, RF-Sampling DAC With JESD204B Interface, On-Chip PLL and Wide-Band Interpolation datasheet (Rev. D) | PDF | HTML | 14 Apr 2020 |
Application note | Impact of Power-Supply Noise on Phase Noise Performance of RF DACs | 13 Jun 2018 | ||
Application note | Eye Scan Testing with the DAC38RFxx | 10 Aug 2017 | ||
Application note | Quick-Start Methods in Simulating the DAC38RF8x Input/Output Buffer Information | 02 Aug 2017 | ||
Application note | DAC38RF8x Test Modes | 25 Jul 2017 | ||
EVM User's guide | DAC38RF8xEVM User's Guide (Rev. A) | 24 Mär 2017 | ||
Design guide | Efficient Power Supply Scheme for RF-Sampling DAC Reference Design | 22 Aug 2016 |
Design und Entwicklung
Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.
DAC38RF89EVM — DAC38RF89 Zweikanal, 14 Bit, 8,4 GSPS, 1x–24x interpolierend, 5 und 7,5 GHz-PLL-DAC – Evaluierungsmo
The DAC38RF89 evaluation module (EVM) is the circuit board for evaluating DAC38RF89 digital-to-analog converters (DACs). The DAC38RFEVM can be used to evaluate the performance of the DAC up to 9-GSPS sampling rate and is designed to work with the TSW14J56EVM (Rev B and up). The available FMC (...)
TI204C-IP — Request for JESD204 rapid design IP
The JESD204 rapid design IP has been designed to enable FPGA engineers to achieve an accelerated path to a working JESD204 system. The IP has been architected in a way that downstream digital processing and other application logic are isolated from most of the performance- and timing-critical (...)
Unterstützte Produkte und Hardware
Produkte
Highspeed-DACs (> 10 MSPSS)
Highspeed-ADCs (≥ 10 MSPS)
HF-Transceiver
HF-Transmitter
DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.20
This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)
Unterstützte Produkte und Hardware
Produkte
Highspeed-DACs (> 10 MSPSS)
Highspeed-ADCs (≥ 10 MSPS)
Ultraschall-AFEs
HF-Transceiver
HF-Receiver
HF-Transmitter
Hardware-Entwicklung
Evaluierungsplatine
Software
Support-Software
SLAC722 — DAC38RF8x EVM GUI
Unterstützte Produkte und Hardware
Produkte
Highspeed-DACs (> 10 MSPSS)
HF-Transmitter
Hardware-Entwicklung
Evaluierungsplatine
TIDA-01215 — Stromversorgungs-Referenzdesign zur Optimierung von Spur und Phasenrauschen in RF-Abtast-DACs
Gehäuse | Pins | CAD-Symbole, Footprints und 3D-Modelle |
---|---|---|
FCCSP (AAV) | 144 | Ultra Librarian |
Bestellen & Qualität
- RoHS
- REACH
- Bausteinkennzeichnung
- Blei-Finish/Ball-Material
- MSL-Rating / Spitzenrückfluss
- MTBF-/FIT-Schätzungen
- Materialinhalt
- Qualifikationszusammenfassung
- Kontinuierliches Zuverlässigkeitsmonitoring
- Werksstandort
- Montagestandort
Empfohlene Produkte können Parameter, Evaluierungsmodule oder Referenzdesigns zu diesem TI-Produkt beinhalten.
Support und Schulungen
TI E2E™-Foren mit technischem Support von TI-Ingenieuren
Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.
Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support.