Home Power management MOSFETs

CSD87502Q2

ACTIVE

30-V, N channel NexFET™ power MOSFET, dual SON 2 mm x 2, 42 mOhm, gate ESD protection

Product details

VDS (V) 30 VGS (V) 20 Type N-channel Configuration Dual Rds(on) at VGS=10 V (max) (mΩ) 32.4 Rds(on) at VGS=4.5 V (max) (mΩ) 42 VGSTH typ (typ) (V) 1.6 QG (typ) (nC) 2.2 QGD (typ) (nC) 0.5 QGS (typ) (nC) 1 ID - silicon limited at TC=25°C (A) 5 ID - package limited (A) 5 Logic level Yes Rating Catalog Operating temperature range (°C) -55 to 150
VDS (V) 30 VGS (V) 20 Type N-channel Configuration Dual Rds(on) at VGS=10 V (max) (mΩ) 32.4 Rds(on) at VGS=4.5 V (max) (mΩ) 42 VGSTH typ (typ) (V) 1.6 QG (typ) (nC) 2.2 QGD (typ) (nC) 0.5 QGS (typ) (nC) 1 ID - silicon limited at TC=25°C (A) 5 ID - package limited (A) 5 Logic level Yes Rating Catalog Operating temperature range (°C) -55 to 150
WSON (DLV) 6 4 mm² 2 x 2
  • Low On-Resistance
  • Dual Independent MOSFETs
  • Space Saving SON 2 × 2 mm Plastic Package
  • Optimized for 5 V Gate Driver
  • Avalanche Rated
  • Pb and Halogen Free
  • RoHS Compliant
  • Low On-Resistance
  • Dual Independent MOSFETs
  • Space Saving SON 2 × 2 mm Plastic Package
  • Optimized for 5 V Gate Driver
  • Avalanche Rated
  • Pb and Halogen Free
  • RoHS Compliant

The CSD87502Q2 is a 30 V, 27 mΩ N-Channel device with dual independent MOSFETs in a SON 2 x 2 mm plastic package. The two FETs were designed to be used in a half-bridge configuration for synchronous buck and other power supply applications. Additionally, these NexFET power MOSFETs can be used for adaptor, USB input protection, and battery charging applications. The dual FETs feature low drain-to-source on-resistance that minimizes losses and offers low component count for space-constrained applications.

The CSD87502Q2 is a 30 V, 27 mΩ N-Channel device with dual independent MOSFETs in a SON 2 x 2 mm plastic package. The two FETs were designed to be used in a half-bridge configuration for synchronous buck and other power supply applications. Additionally, these NexFET power MOSFETs can be used for adaptor, USB input protection, and battery charging applications. The dual FETs feature low drain-to-source on-resistance that minimizes losses and offers low component count for space-constrained applications.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device
CSD85301Q2 ACTIVE 20-V, N channel NexFET™ power MOSFET, dual SON 2 mm x 2 mm, 27 mOhm, gate ESD protection Alternate 20 V versus 30 V, lower resistance @ 4.5 Vgs

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 9
Top documentation Type Title Format options Date
* Data sheet CSD87502Q2 30 V Dual N-Channel NexFET™ Power MOSFETs datasheet PDF | HTML 16 Dec 2015
Application brief Estimating Leakage Currents of Power MOSFETs PDF | HTML 31 Oct 2025
Application note MOSFET Support and Training Tools (Rev. G) PDF | HTML 27 Oct 2025
Application note Semiconductor and IC Package Thermal Metrics (Rev. D) PDF | HTML 25 Mar 2024
Application note Using MOSFET Transient Thermal Impedance Curves In Your Design PDF | HTML 18 Dec 2023
Application note QFN and SON PCB Attachment (Rev. C) PDF | HTML 06 Dec 2023
Application note Using MOSFET Safe Operating Area Curves in Your Design PDF | HTML 13 Mar 2023
Application brief Tips for Successfully Paralleling Power MOSFETs PDF | HTML 31 May 2022
Application note Ringing Reduction Techniques for NexFET High Performance MOSFETs 16 Nov 2011

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Support software

NONSYNC-BOOST-FET-LOSS-CALC NONSYNC BOOST FET LOSS Calculator

MOSFET power loss calculator for non-synchronous boost converter
Supported products & hardware

Supported products & hardware

Simulation model

CSD87502Q2 Unencrypted PSpice Model Package (Rev. B)

SLPM164B.ZIP (5 KB) - PSpice Model
Calculation tool

MOTOR-DRIVE-FET-LOSS-CALC Power Loss Calculation Tool for BLDC Motor Drive

This is an Excel-based MOSFET power loss calculator for brushless DC motor drive applications.
Supported products & hardware

Supported products & hardware

Calculation tool

SLPR053 Power Loss Calculation Tool for Synchronous Inverting Buck Boost Converter

MOSFET power loss calculation and selection tool for synchronous inverting buck boost converter
Supported products & hardware

Supported products & hardware

Calculation tool

SYNC-BOOST-FET-LOSS-CALC Power Loss Calculation Tool for Synchronous Boost Converter

MOSFET power loss calculator for synchronous boost converter applications.

Supported products & hardware

Supported products & hardware

Calculation tool

SYNC-BUCK-FET-LOSS-CALC Power Loss Calculation Tool for Synchronous Buck Converter

Quickly trade off size, cost and performance to select the optimal MOSFET based on application conditions.
Supported products & hardware

Supported products & hardware

Reference designs

PMP31291 — 27W inverting buck-boost reference design

This reference design is a flexible and compact power supply providing a negative output voltage rail. The design includes a LM70880-Q1 device (a 80V, 8A high efficiency buck converter). The output voltage value can be selected among three predefined settings: - 7 V / -10 V / -11 V.
Test report: PDF
Reference designs

TIDA-01587 — 10.8-V/30-W, >95% Efficiency, 4.3-cm2, Power Stage Reference Design for Brushless DC Servo Drive

This 15-W, 16-mm × 27-mm, power stage reference design drives and controls the position of the brushless DC (BLDC) motor operating from a three- to four-cell Li-ion battery. This highly-efficient solution is optimized with a very small form factor that easily fits into the motor and supports (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDA-01238 — Controller Area Network (CAN) With Selectable Termination Reference Design

Typically in bus communication technologies, such as controller area network (CAN) and RS-485, the two farthest nodes in the network are terminated with 120Ω termination resistors and the other nodes are left unterminated. This process requires that the hardware designer know the layout of the end (...)
Design guide: PDF
Schematic: PDF
Package Pins CAD symbols, footprints & 3D models
WSON (DLV) 6 Ultra Librarian

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos