LMK6P
- High-performance differential and single-ended output Oscillator, supporting any fixed frequency within the below range:
- LMK6D: 1MHz to 400MHz, LVDS output
- LMK6H: 1MHz to 400MHz, HCSL output
- LMK6P: 1MHz to 400MHz, LVPECL output
- LMK6C: 1MHz to 200MHz, LVCMOS output
- Ultra-low jitter:
- LMK6D/LMK6H/LMK6P: 100fs typical / 125fs maximum RMS jitter at 156.25MHz (12kHz to 20MHz)
- LMK6C: 350fs typical / 500fs maximum RMS jitter at 100MHz (12kHz to 20MHz)
- LMK6H: PCIe Gen 1 to Gen 7 compliant
- ±25ppm total frequency stability inclusive of 10 years aging and all other factors
- Smallest industry standard DLE and DLF packages
- Support extended industrial temperature grade:
- LMK6P/LMK6D/LMK6H: –40°C to 85°C
- LMK6C: –40°C to 105°C
- Integrated LDO for robust supply noise immunity:
- –72dBc PSRR at 500kHz ripple
- Start-up time: < 5ms
- Standard frequencies:
- LVCMOS (MHz): 1, 2.04, 4, 8.192, 10, 12, 12.288, 16, 19.2, 20, 23.5, 24, 24.57, 25, 25.6, 26, 26.21, 27, 28.12, 32.768, 33.333, 40, 48, 49.15, 50, 54, 60, 65.53, 66, 74.25, 76.8, 80, 100, 108, 125, 133.330 and 156.25
- Differential (MHz): 25, 26, 32.5, 50, 51.84, 54, 65, 76.8, 80, 100, 108, 122.88, 125, 133.330, 148.35, 148.5, 150, 155.52, 156.25, 161.1328125, 200, 312.5, and 400
- Device can support any frequency between 1MHz to 400MHz. Contact TI representative for any frequency and samples needed
Texas Instruments’ Bulk-Acoustic Wave (BAW) is a micro-resonator technology that enables integration of high-precision BAW resonator directly into packages with ultra-low jitter clock circuitry. BAW is fully designed and manufactured at TI factories like other silicon-based fabrication processes.
The LMK6x device is an ultra-low jitter, fixed-frequency oscillator which incorporates the BAW as the resonator source. The device is factory-programmed per specific operation mode, including frequency, voltage, output type, and function pin. With a high-performance fractional frequency divider, the LMK6x is capable of producing any frequency within the specified range providing a single device family for all frequency needs.
The high-performance clocking, mechanical stability, flexibility, and small package options for this device are designed for reference and core clocks in high-speed SERDES used in telecommunications, data and enterprise network, and industrial applications.
技術文件
設計與開發
如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。
PLLATINUMSIM-SW — PLL 迴路濾波器、相位雜訊、鎖定時間與雜散模擬工具
PLLATINUMSIM-SW 為一模擬工具，可讓使用者建立 PLLatinum™ 積體電路的詳細設計和模擬，包括 LMX 系列的相位鎖定迴路 (PLL) 及合成器。
| 封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
|---|---|---|
| VSON (DLE) | 6 | Ultra Librarian |
| VSON (DLF) | 6 | Ultra Librarian |
訂購與品質
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。