產品詳細資料

Frequency (max) (MHz) 2000 Frequency (min) (MHz) 12.5 Normalized PLL phase noise (dBc/Hz) -232 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -123.5 Features FSK modulation, Flexible ramp generation, Integer-boundary spurs (IBS) removal, Integrated VCO, Phase adjustment, Wideband Current consumption (mA) 70 Integrated VCO Yes Operating temperature range (°C) -40 to 85 Rating Catalog Lock time (µs) (typ) (s) Loop BW dependent
Frequency (max) (MHz) 2000 Frequency (min) (MHz) 12.5 Normalized PLL phase noise (dBc/Hz) -232 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -123.5 Features FSK modulation, Flexible ramp generation, Integer-boundary spurs (IBS) removal, Integrated VCO, Phase adjustment, Wideband Current consumption (mA) 70 Integrated VCO Yes Operating temperature range (°C) -40 to 85 Rating Catalog Lock time (µs) (typ) (s) Loop BW dependent
VQFN (RHA) 40 36 mm² 6 x 6
  • Output Frequency: 12.5 MHz to 2 GHz
  • Low Power Consumption: 70 mA at 3.3-V Supply
  • –124-dBc/Hz Phase Noise at 100-kHz Offset With 800-MHz Carrier
  • PLL Figure of Merit: –232 dBc/Hz
  • PLL Normalized 1/f Noise: –123.5 dBc/Hz
  • 32-Bit Fractional-N Divider
  • Remove Integer Boundary Spurs With Programmable Input Multiplier
  • Synchronization of Output Phase Across Multiple Devices
  • Support for Ramp and Chirp Functions
  • Support for FSK Direct Digital Modulation
  • Two Programmable Output Power Level Differential Outputs
  • Fast VCO Calibration Speed: < 20 µs
  • Single 3-V to 3.5-V Power Supply
  • Output Frequency: 12.5 MHz to 2 GHz
  • Low Power Consumption: 70 mA at 3.3-V Supply
  • –124-dBc/Hz Phase Noise at 100-kHz Offset With 800-MHz Carrier
  • PLL Figure of Merit: –232 dBc/Hz
  • PLL Normalized 1/f Noise: –123.5 dBc/Hz
  • 32-Bit Fractional-N Divider
  • Remove Integer Boundary Spurs With Programmable Input Multiplier
  • Synchronization of Output Phase Across Multiple Devices
  • Support for Ramp and Chirp Functions
  • Support for FSK Direct Digital Modulation
  • Two Programmable Output Power Level Differential Outputs
  • Fast VCO Calibration Speed: < 20 µs
  • Single 3-V to 3.5-V Power Supply

The LMX2572LP is a low-power, high-performance wideband synthesizer that can generate one frequency from 12.5 MHz to 2 GHz without the use of an internal doubler. The PLL delivers excellent performance while consuming just 70 mA from a single 3.3-V supply.

For applications like digital mobile radio (DMR) and wireless microphones, the LMX2572LP supports FSK modulation. Discrete level FSK and pulse-shaping FSK are supported. Direct digital FSK modulation is achievable through programming or pins.

The LMX2572LP allows users to synchronize the output of multiple devices and also enables applications that need deterministic delay between input and output. The LMX2572LP provides an option to adjust the phase with fine granularity to account for delay mismatch on the board or within devices. A frequency ramp generator can synthesize up to two segments of ramp in an automatic ramp generation option or a manual option for maximum flexibility. The fast calibration algorithm allows the user to change frequencies faster than 20 µs.

The LMX2572LP integrates LDOs from a single 3.3-V supply, thus eliminating the need for onboard low-noise LDOs.

The LMX2572LP is a low-power, high-performance wideband synthesizer that can generate one frequency from 12.5 MHz to 2 GHz without the use of an internal doubler. The PLL delivers excellent performance while consuming just 70 mA from a single 3.3-V supply.

For applications like digital mobile radio (DMR) and wireless microphones, the LMX2572LP supports FSK modulation. Discrete level FSK and pulse-shaping FSK are supported. Direct digital FSK modulation is achievable through programming or pins.

The LMX2572LP allows users to synchronize the output of multiple devices and also enables applications that need deterministic delay between input and output. The LMX2572LP provides an option to adjust the phase with fine granularity to account for delay mismatch on the board or within devices. A frequency ramp generator can synthesize up to two segments of ramp in an automatic ramp generation option or a manual option for maximum flexibility. The fast calibration algorithm allows the user to change frequencies faster than 20 µs.

The LMX2572LP integrates LDOs from a single 3.3-V supply, thus eliminating the need for onboard low-noise LDOs.

下載 觀看有字幕稿的影片 影片

您可能會感興趣的類似產品

open-in-new 比較替代產品
功能與所比較的裝置相似
LMX2572 現行 6.4-GHz 低功耗寬頻 RF 合成器 Higher performance and output frequency

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 4
重要文件 類型 標題 格式選項 日期
* Data sheet LMX2572LP 2-GHz Low Power Wideband RF Synthesizer With FSK Modulation datasheet PDF | HTML 2018年 5月 24日
Application note Practical Clocking Considerations That Give Your Next High-Speed Converter Design an Edge (Rev. A) PDF | HTML 2025年 4月 11日
Application brief Compilation of RF Synthesizer Resources PDF | HTML 2024年 10月 22日
Application note LMX2571 Using a Programmable Input Multiplier to Minimize Integer Boundary Spurs 2016年 1月 12日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

LMX2572LPEVM — 具有 FSK 調變的 2 GHz 低功耗寬頻射頻合成器評估模組

此評估模組 (EVM) 適用於 LMX2572LP,這是一款低功耗高性能寬頻合成器,無需使用內部倍頻器,即可產生 12.5MHz 至 2GHz 的任何頻率。PLL 可提供絕佳性能,同時只需單一 3.3-V 電源的 70mA 即可實現。透過提供 SYNC 訊號,使用者可在多個 LMX2572LP 裝置中同步輸出相位。LMX2572LP 可產生頻率斜坡,可在此評估模組中示範。此外,LMX2572LP 支援直接數位 FSK 調變。可為此目的將序列介面配置為 SPI 或 I2S 介面。配套的 Refernce PRO 模組用於提供乾淨的參考時鐘,以及對 LMX2572LP 評估模組進行編程。
使用指南: PDF
TI.com 無法提供
開發板

XMICR-3P-LMX2572 — LMX2572 X-MWblock 評估模組

X-MWblocks consist of RF and Microwave “Drop-In” components that can be used individually for prototyping or in production assemblies. X-MWblocks are easy to test, integrate, align, and configure to 60 GHz and beyond. No messy Sweat Soldering or Silver Epoxy processes are required. (...)

從:X-Microwave
支援軟體

TICSPRO-SW TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

支援產品和硬體

支援產品和硬體

下載選項
設計工具

CLOCK-TREE-ARCHITECT — 時鐘樹架構程式設計軟體

時鐘樹架構是一款時鐘樹合成工具,可根據您的系統需求產生時鐘樹解決方案,進而簡化您的設計流程。此工具可從廣泛的計時產品資料庫中汲取資料,產生系統級多晶片計時解決方案。
設計工具

PLLATINUMSIM-SW PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

支援產品和硬體

支援產品和硬體

下載選項
封裝 針腳 CAD 符號、佔位空間與 3D 模型
VQFN (RHA) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片