LMK1D2104
- High-performance LVDS clock buffer family: up to
2GHz
- Dual 1:2 differential buffer
- Dual 1:4 differential buffer
- Supply voltage: 1.71V to 3.465V
- Fail-safe input operation
- Low additive jitter: < max 60fs RMS in 12kHz to 20MHz at 156.25MHz
- Very low phase noise floor: -164dBc/Hz (typical)
- Very low propagation delay < 575ps max
- Output skew of 20ps max
- Universal inputs accept LVDS, LVPECL, LVCMOS, HCSL and CML signal levels.
- LVDS reference voltage, VAC_REF, available for capacitive coupled inputs
- Industrial temperature range: –40°C to 105°C
- Packaged in
- LMK1D2102: 3mm × 3mm, 16-Pin VQFN
- LMK1D2104: 5mm × 5mm, 28-Pin VQFN
The LMK1D210x clock buffer distributes two clock inputs (IN0 and IN1) to a total of up to 8 pairs of differential LVDS clock outputs (OUT0, OUT7) with minimum skew for clock distribution. Each buffer block consists of one input and up to 4 LVDS outputs. The inputs can either be LVDS, LVPECL, HCSL, CML or LVCMOS.
The LMK1D210x is specifically designed for driving 50Ω transmission lines. In case of driving the inputs in single-ended mode, the appropriate bias voltage as shown in 1.8V, 2.5V, 3.3V LVCMOS Clock Driver Connected to LMK1D210x Input must be applied to the unused negative input pin.
Using the control pin (EN), output banks can either be enabled or disabled. If this pin is left open, two buffers with all outputs are enabled, if switched to a logic "0", both banks with all outputs are disabled (static logic "0"), if switched to a logic "1", one bank and the outputs are disabled while another bank with the outputs are enabled. The part supports a fail-safe function. The device further incorporates an input hysteresis which prevents random oscillation of the outputs in the absence of an input signal.
The device operates in 1.8V or 2.5V or 3.3V supply environment and is characterized from –40°C to 105°C (ambient temperature). The LMK1D210x package variant is shown in the table below:
기술 자료
| 상위 문서 | 유형 | 직함 | 형식 옵션 | 최신 영어 버전 다운로드 | 날짜 |
|---|---|---|---|---|---|
| * | 데이터 시트 | LMK1D210x Low Additive Jitter LVDS Buffer datasheet (Rev. C) | PDF | HTML | 2026. 2. 27 |
설계 및 개발
추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.
LMK1D1208EVM — LMK1D1208 저지터 2:8 LVDS 팬 아웃 버퍼용 평가 모듈
PLLATINUMSIM-SW — PLL 루프 필터, 위상 잡음, 잠금 시간, 스퍼 시뮬레이션 툴
PLLATINUMSIM-SW는 사용자가 LMX 계열의 위상 고정 루프(PLL) 및 신시사이저를 포함하는 PLLatinum™ 집적 회로의 상세한 설계 및 시뮬레이션을 만들 수 있는 시뮬레이션 툴입니다.
| 패키지 | 핀 | CAD 기호, 풋프린트 및 3D 모델 |
|---|---|---|
| VQFN (RHD) | 28 | Ultra Librarian |
주문 및 품질
권장 제품에는 본 TI 제품과 관련된 매개 변수, 평가 모듈 또는 레퍼런스 디자인이 있을 수 있습니다.