제품 상세 정보

Frequency (max) (MHz) 2600 Frequency (min) (MHz) 500 Normalized PLL phase noise (dBc/Hz) -210 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -104 Features Cycle slip reduction, Delta-sigma modulation, Dual PLL, Fastlock, Integrated timeout counter, On-chip input frequency doubler Current consumption (mA) 3.9 Integrated VCO No Operating temperature range (°C) -40 to 85 Rating Catalog Lock time (µs) (typ) (s) Loop BW dependent
Frequency (max) (MHz) 2600 Frequency (min) (MHz) 500 Normalized PLL phase noise (dBc/Hz) -210 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -104 Features Cycle slip reduction, Delta-sigma modulation, Dual PLL, Fastlock, Integrated timeout counter, On-chip input frequency doubler Current consumption (mA) 3.9 Integrated VCO No Operating temperature range (°C) -40 to 85 Rating Catalog Lock time (µs) (typ) (s) Loop BW dependent
ULGA (NPF) 24 15.75 mm² 3.5 x 4.5
  • Low In-Band Phase Noise and Low Fractional Spurs
  • 12 Bit or 22 Bit Selectable Fractional Modulus
  • Up to 4th Order Programmable Delta-Sigma Modulator
  • Enhanced Anti-Cycle Slip Fastlock Circuitry
    • Fastlock
    • Cycle Slip Reduction
    • Integrated Timeout Counters
  • Digital Lock Detect Output
  • Prescalers Allow Wide Range of N Values
    • RF PLL: 16/17/20/21
    • IF PLL: 8/9 or 16/17
  • Crystal Reference Frequency up to 110 MHz
  • On-chip Crystal Reference Frequency Doubler.
  • Phase Comparison Frequency up to 30 MHz
  • Hardware and Software Power-down Control
  • Ultra Low Consumption: ICC = 4.1 mA (Typical)

All trademarks are the property of their respective owners.

  • Low In-Band Phase Noise and Low Fractional Spurs
  • 12 Bit or 22 Bit Selectable Fractional Modulus
  • Up to 4th Order Programmable Delta-Sigma Modulator
  • Enhanced Anti-Cycle Slip Fastlock Circuitry
    • Fastlock
    • Cycle Slip Reduction
    • Integrated Timeout Counters
  • Digital Lock Detect Output
  • Prescalers Allow Wide Range of N Values
    • RF PLL: 16/17/20/21
    • IF PLL: 8/9 or 16/17
  • Crystal Reference Frequency up to 110 MHz
  • On-chip Crystal Reference Frequency Doubler.
  • Phase Comparison Frequency up to 30 MHz
  • Hardware and Software Power-down Control
  • Ultra Low Consumption: ICC = 4.1 mA (Typical)

All trademarks are the property of their respective owners.

The LMX2470 is a low power, high performance delta-sigma fractional-N PLL with an auxiliary integer-N PLL. The device is fabricated using TI’s advanced BiCMOS process.

With delta-sigma architecture, fractional spur compensation is achieved with noise shaping capability of the delta-sigma modulator and the inherent low pass filtering of the PLL loop filter. Fractional spurs at lower frequencies are pushed to higher frequencies outside the loop bandwidth. Unlike analog compensation, the digital feedback techniques used in the LMX2470 are highly resistant to changes in temperature and variations in wafer processing. With delta-sigma architecture, the ability to push close in spur and phase noise energy to higher frequencies is a direct function of the modulator order. The higher the order, the more this energy can be spread to higher frequencies. The LMX2470 has a programmable modulator up to order four, which allows the designer to select the optimum modulator order to fit the phase noise, spur, and lock time requirements of the system.

Programming is fast and simple. Serial data is transferred into the LMX2470 via a three line MICROWIRE interface (Data, Clock, Load Enable). Nominal supply voltage is 2.5 V. The LMX2470 features a typical current consumption of 4.1 mA at 2.5 V. The LMX2470 is available in a 24 lead 3.5 X 4.5 X 0.6 mm package.

The LMX2470 is a low power, high performance delta-sigma fractional-N PLL with an auxiliary integer-N PLL. The device is fabricated using TI’s advanced BiCMOS process.

With delta-sigma architecture, fractional spur compensation is achieved with noise shaping capability of the delta-sigma modulator and the inherent low pass filtering of the PLL loop filter. Fractional spurs at lower frequencies are pushed to higher frequencies outside the loop bandwidth. Unlike analog compensation, the digital feedback techniques used in the LMX2470 are highly resistant to changes in temperature and variations in wafer processing. With delta-sigma architecture, the ability to push close in spur and phase noise energy to higher frequencies is a direct function of the modulator order. The higher the order, the more this energy can be spread to higher frequencies. The LMX2470 has a programmable modulator up to order four, which allows the designer to select the optimum modulator order to fit the phase noise, spur, and lock time requirements of the system.

Programming is fast and simple. Serial data is transferred into the LMX2470 via a three line MICROWIRE interface (Data, Clock, Load Enable). Nominal supply voltage is 2.5 V. The LMX2470 features a typical current consumption of 4.1 mA at 2.5 V. The LMX2470 is available in a 24 lead 3.5 X 4.5 X 0.6 mm package.

다운로드 스크립트와 함께 비디오 보기 비디오

기술 자료

star =TI에서 선정한 이 제품의 인기 문서
검색된 결과가 없습니다. 검색어를 지우고 다시 시도하세요.
5개 모두 보기
상위 문서 유형 직함 형식 옵션 날짜
* Data sheet LMX2470 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL datasheet (Rev. B) 2013/03/06
Application note AN-1879 Fractional N Frequency Synthesis (Rev. B) 2021/11/18
User guide USB Interface Board for use with LMK and LMX User Guide 2012/01/27
User guide 2.6 GHz Delta-Sigma Fractional-N PLL with 800 MHz Integer-N PLL 2012/01/26
Application note Delta Sigma PLLs Raise The Standard For Performance 2003/03/05

설계 및 개발

추가 조건 또는 필수 리소스는 사용 가능한 경우 아래 제목을 클릭하여 세부 정보 페이지를 확인하세요.

소프트웨어 프로그래밍 도구

CODELOADER CodeLoader Device Register Programming v4.19.0

The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.

Which software do I use?

Product

(...)

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어

설계 툴

PLLATINUMSIM-SW PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

지원되는 제품 및 하드웨어

지원되는 제품 및 하드웨어

다운로드 옵션
패키지 CAD 기호, 풋프린트 및 3D 모델
ULGA (NPF) 24 Ultra Librarian

주문 및 품질

포함된 정보:
  • RoHS
  • REACH
  • 디바이스 마킹
  • 납 마감/볼 재질
  • MSL 등급/피크 리플로우
  • MTBF/FIT 예측
  • 물질 성분
  • 인증 요약
  • 지속적인 신뢰성 모니터링
포함된 정보:
  • 팹 위치
  • 조립 위치

지원 및 교육

TI 엔지니어의 기술 지원을 받을 수 있는 TI E2E™ 포럼

콘텐츠는 TI 및 커뮤니티 기고자에 의해 "있는 그대로" 제공되며 TI의 사양으로 간주되지 않습니다. 사용 약관을 참조하십시오.

품질, 패키징, TI에서 주문하는 데 대한 질문이 있다면 TI 지원을 방문하세요. ​​​​​​​​​​​​​​

동영상