SPRUJ28C november 2021 – june 2023 AM68 , AM68A , TDA4AL-Q1 , TDA4VE-Q1 , TDA4VL-Q1
When a low priority interrupt occurs, the CPU notices these conditions and maintain statistics of such occurrences. The next steps of actions are under Software control.