As shown in Figure 5-18
for each type of PLL:
- FREF: Reference clock input is used to generate
the synthesized clock but can also be used as the bypass clock for some outputs
of the PLL whenever the PLL enters bypass mode. It is mandatory for the PLL
clock synthesis.