LMK04826BEVM

LMK04826BEVM Evaluation Module

LMK04826BEVM

Order now

Overview

The LMK04826BEVM and LMK04828BEVM supports the LMK04820 family of products, the industry's highest performance clock conditioners with JEDEC JESD204B support. The dual loop PLLatinum™ architecture enables sub-100 fs jitter (12 kHz to 20 MHz) using a low noise VCXO module. The dual loop architecture consists of two high-performance phase-locked loops (PLL), a low-noise crystal oscillator circuit, and a high-performance voltage controlled oscillator (VCO).

The first PLL (PLL1) provides a low-noise jitter cleaner function while the second PLL (PLL2) performs the clock and SYSREF generation. PLL1 can be configured to either work with an external VCXO module or the integrated crystal oscillator with an external tunable crystal and varactor diode. When used with a very narrow loop bandwidth, PLL1 uses the superior close-in phase noise (offsets below 50 kHz) of the VCXO module or the tunable crystal to clean the input clock. The output of PLL1 is used as the clean input reference to PLL2 where it locks the integrated VCO.

The loop bandwidth of PLL2 can be optimized to clean the far-out phase noise (offsets above 50 kHz) where the integrated VCO outperforms the VCXO module or tunable crystal used in PLL1.

Features
  • JEDEC JESD204B Support
  • Ultra-low RMS Jitter Performance
  • Dual loop Architecture
  • 3 redundant input clocks with LOS
  • Precision digital delay, fixed or dynamically adjustable
  • Evaluation kit includes USB2ANY module for USB connection to the evaluation board.
Clock jitter cleaners & synchronizers
LMK04826 Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0

Order & start development

Evaluation board

LMK04826BEVM – LMK04826BEVM Evaluation Module

In stock
Limit: 2
TI's Standard Terms and Conditions for Evaluation Items apply.

Technical documentation

star
= Top documentation selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* User guide LMK04826/28 User’s Guide (Rev. B) Mar. 13, 2018
Certificate LMK04826BEVM EU Declaration of Conformity (DoC) Jan. 02, 2019
Data sheet LMK0482x Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs datasheet (Rev. AS) Sep. 27, 2017

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​

Videos