Home Clocks & timing Clock generators
Home
Clocks & timing
Clock generators

CDCE6214-Q1

ACTIVE

Ultra-low power clock generator supporting PCIe gen 1-5 with 2 inputs, 4 outputs and internal EEPROM

Order now
Data sheet

CDCE6214-Q1

ACTIVE
Data sheet Order now

Product details

Number of outputs 4 Output type HCSL, LVCMOS, LVDS Output frequency (max) (MHz) 328.125 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type Differential, LVCMOS, XTAL Operating temperature range (°C) -40 to 105 TI functional safety category Functional Safety-Capable Features Integrated EEPROM, Pin programmable, Serial interface Rating Automotive
Number of outputs 4 Output type HCSL, LVCMOS, LVDS Output frequency (max) (MHz) 328.125 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Input type Differential, LVCMOS, XTAL Operating temperature range (°C) -40 to 105 TI functional safety category Functional Safety-Capable Features Integrated EEPROM, Pin programmable, Serial interface Rating Automotive
VQFN (RGE) 24 16 mm² 4 x 4
  • AEC-Q100 qualified for automotive applications
    • Temperature grade 2: –40°C to 105°C
  • Functional Safety-Capable
  • Configurable high performance, low-power, frac-N PLL with RMS jitter with spurs (12kHz – 20MHz, Fout > 100MHz) as:
    • Integer mode:
      • Differential output: 350fs typical (typ.), 600fs maximum (max)
      • LVCMOS output: 1.05ps typ., 1.5ps max
    • Fractional mode:
      • Differential output: 1.7ps typ., 2.1ps max
      • LVCMOS output: 2.0ps typ., 4.0ps max
  • Supports PCIe Gen1/2/3/4 with SSC and Gen 1/2/3/4/5/6 without SSC
  • Typ. power consumption: 65mA for 4-output channel, 23mA for 1-output channel.
  • Universal clock input
    • Differential AC-coupled or LVCMOS: 10MHz to 200MHz
    • Crystal: 10MHz to 50MHz
  • Flexible output clock distribution
    • Four channel dividers: Up to five unique output frequencies from 24kHz to 328.125MHz
    • Combination of LVDS-like, LP-HCSL or LVCMOS outputs on OUT0 – OUT4 pins
    • Glitchless output divider switching and output channel synchronization
    • Individual output enable through GPIO and register
  • Frequency margining options
    • DCO mode: frequency increment/decrement with 10ppb or less step-size
  • Fully-integrated, configurable loop bandwidth: 100kHz to 1.6MHz
  • Single or mixed supply for level translation: 1.8V, 2.5V, 3.3V
  • Configurable GPIOs and flexible configuration options
    • I2C-compatible interface: up to 400kHz
    • Integrated EEPROM with two pages and external select pin. In-situ programming allowed.
  • Supports 100Ω systems
  • Low electromagnetic emissions
  • Small footprint: 24-pin VQFN (4mm × 4mm)
  • AEC-Q100 qualified for automotive applications
    • Temperature grade 2: –40°C to 105°C
  • Functional Safety-Capable
  • Configurable high performance, low-power, frac-N PLL with RMS jitter with spurs (12kHz – 20MHz, Fout > 100MHz) as:
    • Integer mode:
      • Differential output: 350fs typical (typ.), 600fs maximum (max)
      • LVCMOS output: 1.05ps typ., 1.5ps max
    • Fractional mode:
      • Differential output: 1.7ps typ., 2.1ps max
      • LVCMOS output: 2.0ps typ., 4.0ps max
  • Supports PCIe Gen1/2/3/4 with SSC and Gen 1/2/3/4/5/6 without SSC
  • Typ. power consumption: 65mA for 4-output channel, 23mA for 1-output channel.
  • Universal clock input
    • Differential AC-coupled or LVCMOS: 10MHz to 200MHz
    • Crystal: 10MHz to 50MHz
  • Flexible output clock distribution
    • Four channel dividers: Up to five unique output frequencies from 24kHz to 328.125MHz
    • Combination of LVDS-like, LP-HCSL or LVCMOS outputs on OUT0 – OUT4 pins
    • Glitchless output divider switching and output channel synchronization
    • Individual output enable through GPIO and register
  • Frequency margining options
    • DCO mode: frequency increment/decrement with 10ppb or less step-size
  • Fully-integrated, configurable loop bandwidth: 100kHz to 1.6MHz
  • Single or mixed supply for level translation: 1.8V, 2.5V, 3.3V
  • Configurable GPIOs and flexible configuration options
    • I2C-compatible interface: up to 400kHz
    • Integrated EEPROM with two pages and external select pin. In-situ programming allowed.
  • Supports 100Ω systems
  • Low electromagnetic emissions
  • Small footprint: 24-pin VQFN (4mm × 4mm)

The CDCE6214-Q1 is a 4-channel, ultra-low power, medium grade jitter, clock generator for automotive application that can generate five independent clock outputs selectable between various modes of drivers. The input source can be a single-ended or differential input clock source, or a crystal. The CDCE6214-Q1 features a frac-N PLL to synthesize unrelated base frequency from any input frequency.

The CDCE6214-Q1 can be configured through the I2C interface in fall-back mode only. In the absence of the serial interface, the GPIO pins can be used in pin mode to configure the product into distinctive configurations.

On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.

Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8V, 2.5V, or 3.3V ±5% supply, and output blocks operate from a 1.8V, 2.5V, or 3.3V ±5% supply.

The CDCE6214-Q1 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM features make the CDCE6214-Q1 an easy-to-use, instant on clocking device with a low power consumption.

The CDCE6214-Q1 is a 4-channel, ultra-low power, medium grade jitter, clock generator for automotive application that can generate five independent clock outputs selectable between various modes of drivers. The input source can be a single-ended or differential input clock source, or a crystal. The CDCE6214-Q1 features a frac-N PLL to synthesize unrelated base frequency from any input frequency.

The CDCE6214-Q1 can be configured through the I2C interface in fall-back mode only. In the absence of the serial interface, the GPIO pins can be used in pin mode to configure the product into distinctive configurations.

On-chip EEPROM can be used to change the configuration, which is pre-selectable through the pins. The device provides frequency margining options with glitch-free operation to support system design verification tests (DVT) and Ethernet Audio-Video Bridging (eAVB). Fine frequency margining is available on any output channel by steering the fractional feedback divider in DCO mode.

Internal power conditioning provides excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The analog and digital core blocks operate from either a 1.8V, 2.5V, or 3.3V ±5% supply, and output blocks operate from a 1.8V, 2.5V, or 3.3V ±5% supply.

The CDCE6214-Q1 enables high-performance clock trees from a single reference at ultra-low power with a small footprint. The factory- and user-programmable EEPROM features make the CDCE6214-Q1 an easy-to-use, instant on clocking device with a low power consumption.
filter Find other Clock generators
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Top documentation Type Title Format options Date
* Data sheet CDCE6214-Q1 Ultra-Low Power Clock Generator With One PLL, Four Differential Outputs, Two Inputs, and Internal EEPROM datasheet (Rev. C) PDF | HTML 31 Jul 2025
Application note Clocking for PCIe Applications PDF | HTML 28 Nov 2023
Functional safety information CDCE6214-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA PDF | HTML 15 Apr 2021
Technical article Optimizing eAVB for automotive applications using clock generators PDF | HTML 08 May 2020
Certificate CDCE6214-Q1EVM Declaration of Conformity (DoC) 28 Apr 2020
Application note Frequency Margining and eAVB System Design With CDCE6214-Q1 PDF | HTML 02 Apr 2020
Application note CDCE6214-Q1 Crystal-Based Oscillator Design 09 Dec 2019
User guide CDCE6214-Q1 Registers (Rev. B) 27 Nov 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC3541EVM — ADC3541 evaluation module for single-channel, low-noise, ultra-low-power and low-latency ADC

The ADC3541 evaluation module (EVM) is designed to evaluate the ADC3541 family of high-speed analog-to-digital converters (ADCs). The EVM is populated with the ADC3541, a 14-bit, single-channel 10MSPS ADC with CMOS interface.
User guide: PDF | HTML
View Options
Evaluation board

ADC3643EVM — ADC3643 evaluation module for dual-channel, 14-bit, 65MSPS, low-noise, ultra-low-power ADC

The ADC3643 evaluation module (EVM) is designed to evaluate the ADC3643 family of high-speed analog-to-digital converters (ADCs). The EVM is populated with the ADC3643, a 14-bit, dual-channel 65MSPS ADC with CMOS interface and allows for evaluation of up to 65MSPS and single or dual channel (...)
User guide: PDF | HTML
Not available on TI.com
Evaluation board

ADC3644EVM — ADC3644 evaluation module for dual-channel, 14-bit, 125MSPS, low-noise, ultra-low-power ADC

The ADC3644 evaluation module (EVM) is designed to evaluate the ADC3644 family of high-speed analog-to-digital converters (ADCs). The EVM is populated with the ADC3644, a 16-bit, dual-channel 125MSPS ADC with CMOS interface and allows for evaluation of single or dual channel devices available in (...)
User guide: PDF | HTML
Not available on TI.com
Evaluation board

ADC3660EVM — ADC3660 dual, 16-bit, 0.5MSPS to 65MSPS, low-noise, ultra-low-power ADC evaluation module

The ADC3660 evaluation module (EVM) is designed to evaluate the ADC3660 high-speed analog-to-digital converter (ADC). The EVM is populated with the ADC3660, a 16-bit, dual-channel ADC with CMOS interface that can operate up to 65MSPS.
User guide: PDF | HTML
Not available on TI.com
Evaluation board

ADC3683EVM — ADC3683 dual-channel, 18-bit, 65MSPS, low-noise, ultra-low-power ADC evaluation module

The ADC3683 evaluation module (EVM) is designed to evaluate the ADC3683 family of high-speed analog-to-digital converters (ADCs). The EVM is populated with the ADC3683, a 18-bit, dual-channel 65MSPS ADC with serial LVDS interface and allows for evaluation of all sample rates and single or dual (...)
User guide: PDF | HTML
Not available on TI.com
Evaluation board

CDCE6214-Q1EVM — 4 differential and 1 LVCMOS outputs clock generator evaluation module

The CDCE6214-Q1 evalution module (EVM) is an evaluation platform for the CDCE6214-Q1 ultra-low power clock generator. This
evaluation module provides an USB-based interface to access the I2C bus to communicate with the CDCE6214-Q1. Pin control mode can set the device in a specific operation
User guide: PDF
Not available on TI.com
Support software

TICSPRO-SW — TICS Pro GUI and Live Programming Tool for Clocking Devices

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.

Supported products & hardware

Supported products & hardware
Download options
Simulation model

CDCE6214-Q1 IBIS Model

SNAM233.ZIP (251 KB) - IBIS Model
Download
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
VQFN (RGE) 24 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos