CDCDB2000

ACTIVE

DB2000QL compliant 20-output clock buffer for PCIe Gen 1 to Gen 5

Top

Product details

Parameters

Function Differential Additive RMS jitter (Typ) (fs) 80 Output frequency (Max) (MHz) 250 Number of outputs 20 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 50 Features 1:20 fanout, PCIe Gen 1-5 compliance, DB2000QL compliant, SMBus control, Side-Band Interface, OE# control Operating temperature range (C) -40 to 85 Rating Catalog Output type LP-HCSL Input type LP-HCSL open-in-new Find other Clock buffers

Package | Pins | Size

TLGA (NPP) 80 36 mm² 6 x 6 open-in-new Find other Clock buffers

Features

  • 20 LP-HCSL outputs with integrated 85-Ω output terminations
  • 8 hardware output enable (OE#) controls
  • Additive phase jitter after DB2000QL filter:
    < 0.08ps rms
  • Supports PCIe Gen 4 and Gen 5 Common Clock (CC) and Individual Reference (IR) architectures
    • Spread spectrum-compatible
  • Cycle-to-cycle jitter: < 50 ps
  • Output-to-output skew: < 50 ps
  • Input-to-output delay: < 3 ns
  • 3.3-V core and IO supply voltages
  • Hardware-controlled low power mode (PD#)
  • Side-Band Interface (SBI) for output control in PD# mode
  • 9 selectable SMBus addresses
  • Power consumption: < 600 mW
  • 6-mm × 6-mm, 80-pin TLGA/GQFN package

All trademarks are the property of their respective owners.

open-in-new Find other Clock buffers

Description

The CDCDB2000 is a 20-output LP-HCSL, DB2000QL compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-5, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces. The SMBus, SBI, and 8 output enable pins allow the configuration and control of all 20 outputs individually. The CDCDB2000 is a DB2000QL derivative buffer and meets or exceeds the system parameters in the DB2000QL specification. The CDCDB2000 is packaged in a 6-mm × 6-mm TLGA/GQFN package with 80 leads.

open-in-new Find other Clock buffers
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 2
Type Title Date
* Datasheet CDCDB2000 DB2000QL-Compliant 20-Output Clock Buffer for PCIe Gen 1 to Gen 5 datasheet (Rev. A) Feb. 19, 2020
User guide CDCDB2000 User's Guide Oct. 29, 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION MODEL Download
SNAM232.ZIP (30 KB) - IBIS Model
SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
GERBER FILE Download
SNAC085.ZIP (11498 KB)

CAD/CAE symbols

Package Pins Download
TLGA (NPP) 80 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos