Product details

Integrated VCO No Output frequency (Min) (MHz) 300 Output frequency (Max) (MHz) 12800 Current consumption (mA) 405 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -161
Integrated VCO No Output frequency (Min) (MHz) 300 Output frequency (Max) (MHz) 12800 Current consumption (mA) 405 1/f noise (10-kHz offset at 1-GHz carrier) (dBc/Hz) -161
VQFN (RHA) 40 VQFN (RHA) 40 36 mm² 6 x 6
  • 300-MHz to 12.8-GHz output frequency
  • Ultra-low noise
    • Noise floor of –161 dBc/Hz at 6-GHz output
    • 1/f Noise of –154 dBc/Hz at 6-GHz output, 10-kHz offset
    • Under 30-fs additive jitter (DC to fCLK integration range)
  • 4 high-frequency clocks with corresponding SYSREF outputs
    • Shared divider that supports ÷1 (buffer mode), ÷2,3,4,5,6,7, and 8
    • Shared PLL-based multiplier that supports x1 (filter mode), x2, x3, and x4
  • LOGICLK output with corresponding SYSREF output
    • On separate divide bank
    • ÷1, 2, 4 pre-divider
    • ÷1 (bypass), 2, …, 1023 post divider
  • 8 programmable output power levels
  • Synchronized SYSREF clock outputs
    • 508 delay step adjustments of less than 2.5 ps each at 12.8 GHz
    • Generator and repeater modes
    • Windowing feature for SYSREFREQ pins to optimize timing
  • SYNC feature to all divides and multiple devices
  • 2.5-V operating voltage
  • –40ºC to +85ºC operating temperature
  • 300-MHz to 12.8-GHz output frequency
  • Ultra-low noise
    • Noise floor of –161 dBc/Hz at 6-GHz output
    • 1/f Noise of –154 dBc/Hz at 6-GHz output, 10-kHz offset
    • Under 30-fs additive jitter (DC to fCLK integration range)
  • 4 high-frequency clocks with corresponding SYSREF outputs
    • Shared divider that supports ÷1 (buffer mode), ÷2,3,4,5,6,7, and 8
    • Shared PLL-based multiplier that supports x1 (filter mode), x2, x3, and x4
  • LOGICLK output with corresponding SYSREF output
    • On separate divide bank
    • ÷1, 2, 4 pre-divider
    • ÷1 (bypass), 2, …, 1023 post divider
  • 8 programmable output power levels
  • Synchronized SYSREF clock outputs
    • 508 delay step adjustments of less than 2.5 ps each at 12.8 GHz
    • Generator and repeater modes
    • Windowing feature for SYSREFREQ pins to optimize timing
  • SYNC feature to all divides and multiple devices
  • 2.5-V operating voltage
  • –40ºC to +85ºC operating temperature

The high-frequency capability and extremely low jitter of this device, makes a great solution to clock precision, high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency clock outputs, and additional LOGICLK output with larger divider range, is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. For data converter clocking applications, it is critical to have the jitter of the clock be less than the aperture jitter of the data converter. In applications where more than four data converters must be clocked, a variety of cascading architectures can be developed using multiple devices to distribute all the high-frequency clocks and SYSREF signals required. With low jitter and noise floor, this device combined with an ultra-low noise reference clock source is an exemplary solution for clocking data converters, especially when sampling above 3 GHz.

The high-frequency capability and extremely low jitter of this device, makes a great solution to clock precision, high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency clock outputs, and additional LOGICLK output with larger divider range, is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. For data converter clocking applications, it is critical to have the jitter of the clock be less than the aperture jitter of the data converter. In applications where more than four data converters must be clocked, a variety of cascading architectures can be developed using multiple devices to distribute all the high-frequency clocks and SYSREF signals required. With low jitter and noise floor, this device combined with an ultra-low noise reference clock source is an exemplary solution for clocking data converters, especially when sampling above 3 GHz.

Download

Similar products you might be interested in

open-in-new Compare products
Similar functionality to the compared device.
LMK04832 ACTIVE Ultra-low-noise, 3.2-GHz, 15-output, JESD204B clock jitter cleaner with dual loop Up to 3.2-GHz clock generator and jitter cleaner, 14 outputs, JESD support
LMX2820 ACTIVE 22.6-GHz wideband RF synthesizer with phase synchronization, JESD and <5-µs frequency calibration Up to 22.6-GHz synthesizer and JESD support

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet LMX1204 Low-Noise, High-Frequency JESD Buffer/Multiplier/Divider datasheet (Rev. A) PDF | HTML 11 Aug 2022
Application note LMX1204 Multiplier Clock Distribution Drives Large Phased-Array Systems PDF | HTML 31 Oct 2022
User guide LMX1204 Register Map (Rev. A) PDF | HTML 28 Sep 2022
Application note Getting the Most of Your Data Converter Clocking System Using LMX1204 PDF | HTML 23 Jun 2022

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

LMX1204EVM — LMX1204 evaluation module for RF buffer, multiplier and divider with JESD204B/C SYSREF support

The LMX1204 evaluation module (EVM) is designed to evaluate the performance of the LMX1204, which is a four-output, ultra-low additive jitter radio-frequency (RF) buffer, divider and multiplier. This EVM can buffer RF clocking inputs up to 12.8 GHz, multiply x2, x3 or x4 in the output range of 3.2 (...)

User guide: PDF | HTML
Not available on TI.com
Application software & framework

PLLATINUMSIM-SW — PLLatinum™ simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.
Application software & framework

TICSPRO-SW — Texas Instruments clocks and synthesizers (TICS) pro software

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.
Simulation model

LMX1204 IBIS Model

SNAM255.ZIP (44 KB) - IBIS Model
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Package Pins Download
VQFN (RHA) 40 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos