Home Clocks & timing Clock jitter cleaners & synchronizers
Home
Clocks & timing
Clock jitter cleaners & synchronizers

LMK04832

ACTIVE

Ultra low-noise JESD204B compliant clock jitter cleaner with dual loop

Order now
Data sheet

LMK04832

ACTIVE
Data sheet Order now

Product details

Function Dual-loop PLL Number of outputs 15 RMS jitter (fs) 54 Output frequency (Min) (MHz) 0.305 Output frequency (Max) (MHz) 3250 Input type LVCMOS, LVDS, LVPECL Output type LVCMOS, LVDS, LVPECL Supply voltage (Min) (V) 3.15 Supply voltage (Max) (V) 3.45 Features JESD204B Operating temperature range (C) -40 to 85
Function Dual-loop PLL Number of outputs 15 RMS jitter (fs) 54 Output frequency (Min) (MHz) 0.305 Output frequency (Max) (MHz) 3250 Input type LVCMOS, LVDS, LVPECL Output type LVCMOS, LVDS, LVPECL Supply voltage (Min) (V) 3.15 Supply voltage (Max) (V) 3.45 Features JESD204B Operating temperature range (C) -40 to 85
open-in-new Find other Clock jitter cleaners & synchronizers
WQFN (NKD) 64 81 mm² 9 x 9
open-in-new Find other Clock jitter cleaners & synchronizers
  • Maximum Clock Output Frequency: 3255 MHz
  • Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
  • Ultra-Low Noise, at 2500 MHz:
    • 54 fs RMS Jitter (12 kHz to 20 MHz)
    • 64 fs RMS Jitter (100 Hz to 20 MHz)
    • –157.6 dBc/Hz Noise Floor
  • Ultra-Low Noise, at 3200 MHz:
    • 61 fs RMS Jitter (12 kHz to 20 MHz)
    • 67 fs RMS Jitter (100 Hz to 100 MHz)
    • –156.5 dBc/Hz Noise Floor
  • PLL2
    • PLL FOM of –230 dBc/Hz
    • PLL 1/f of –128 dBc/Hz
    • Phase Detector Rate up to 320 MHz
    • Two Integrated VCOs: 2440 to 2580 MHz
      and 2945 to 3255 MHz
  • Up to 14 Differential Device Clocks
    • CML, LVPECL, LCPECL, HSDS, LVDS, and 2xLVCMOS Programmable Outputs
  • Up to 1 Buffered VCXO/XO Output
    • LVPECL, LVDS, 2xLVCMOS Programmable
  • 1-1023 CLKout Divider
  • 1-8191 SYSREF Divider
  • 25-ps Step Analog Delay for SYSREF Clocks
  • Digital Delay and Dynamic Digital Delay for Device Clock and SYSREF
  • Holdover Mode With PLL1
  • 0-Delay with PLL1 or PLL2
  • Supports 105°C PCB Temperature
    (Measured at Thermal Pad)
  • Maximum Clock Output Frequency: 3255 MHz
  • Multi-Mode: Dual PLL, Single PLL, and Clock Distribution
  • Ultra-Low Noise, at 2500 MHz:
    • 54 fs RMS Jitter (12 kHz to 20 MHz)
    • 64 fs RMS Jitter (100 Hz to 20 MHz)
    • –157.6 dBc/Hz Noise Floor
  • Ultra-Low Noise, at 3200 MHz:
    • 61 fs RMS Jitter (12 kHz to 20 MHz)
    • 67 fs RMS Jitter (100 Hz to 100 MHz)
    • –156.5 dBc/Hz Noise Floor
  • PLL2
    • PLL FOM of –230 dBc/Hz
    • PLL 1/f of –128 dBc/Hz
    • Phase Detector Rate up to 320 MHz
    • Two Integrated VCOs: 2440 to 2580 MHz
      and 2945 to 3255 MHz
  • Up to 14 Differential Device Clocks
    • CML, LVPECL, LCPECL, HSDS, LVDS, and 2xLVCMOS Programmable Outputs
  • Up to 1 Buffered VCXO/XO Output
    • LVPECL, LVDS, 2xLVCMOS Programmable
  • 1-1023 CLKout Divider
  • 1-8191 SYSREF Divider
  • 25-ps Step Analog Delay for SYSREF Clocks
  • Digital Delay and Dynamic Digital Delay for Device Clock and SYSREF
  • Holdover Mode With PLL1
  • 0-Delay with PLL1 or PLL2
  • Supports 105°C PCB Temperature
    (Measured at Thermal Pad)
open-in-new Find other Clock jitter cleaners & synchronizers

The LMK04832 is an ultra-high performance clock conditioner with JEDEC JESD204B support and is also pin compatible with the LMK0482x family of devices.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high performance outputs for traditional clocking systems.

The LMK04832 can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.

The high performance combined with features like the ability to trade off between power and performance, dual VCOs, dynamic digital delay, and holdover make the LMK04832 ideal for providing flexible high performance clocking trees.

The LMK04832 is an ultra-high performance clock conditioner with JEDEC JESD204B support and is also pin compatible with the LMK0482x family of devices.

The 14 clock outputs from PLL2 can be configured to drive seven JESD204B converters or other logic devices using device and SYSREF clocks. SYSREF can be provided using both DC and AC coupling. Not limited to JESD204B applications, each of the 14 outputs can be individually configured as high performance outputs for traditional clocking systems.

The LMK04832 can be configured for operation in dual PLL, single PLL, or clock distribution modes with or without SYSREF generation or reclocking. PLL2 may operate with either internal or external VCO.

The high performance combined with features like the ability to trade off between power and performance, dual VCOs, dynamic digital delay, and holdover make the LMK04832 ideal for providing flexible high performance clocking trees.

open-in-new Find other Clock jitter cleaners & synchronizers
Download

Similar products you might be interested in

open-in-new Compare products
Pin-for-pin with same functionality to the compared device.
LMK04821 ACTIVE Ultra low jitter synthesizer and jitter cleaner with JESD204B support Jitter synthesizer with lower VCO frequencies
LMK04826 ACTIVE Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 1840 to1970-MHz VCO0 Jitter cleaner with lower VCO frequencies
LMK04828 ACTIVE Ultra low-noise JESD204B compliant clock jitter cleaner with integrated 2370 to 2630-MHz VCO0. Jitter cleaner with lower VCO frequencies
Similar functionality to the compared device.
NEW LMX1204 PREVIEW 12.8-GHz RF buffer, multiplier, and divider with JESD204B/C SYSREF support and phase synchronization Performance clock buffer, multiplier, and divider distribution device

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 10
Type Title Date
* Data sheet LMK04832 Ultra Low-Noise JESD204B Compliant Clock Jitter Cleaner With Dual Loop PLLs datasheet (Rev. C) 25 May 2018
Technical article Clock tree fundamentals: finding the right clocking devices for your design 24 Mar 2021
Application note Clocking for Medical Ultrasound Systems (Rev. A) 30 Sep 2020
Certificate LMK04832EVM-CVAL EU Declaration of Conformity (DoC) 29 May 2020
Application note Multi-Clock Synchronization 30 Dec 2019
Technical article Step-by-step considerations for designing wide-bandwidth multichannel systems 04 Jun 2019
User guide LMK04832EVM User’s Guide (Rev. A) 21 Dec 2017
Analog design journal Analog Applications Journal 2Q 2015 28 Apr 2015
Analog design journal JESD204B multi-device synchronization: Breaking down the requirements 28 Apr 2015
Analog design journal When is the JESD204B interface the right choice? 22 Jan 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADC12DJ3200EVMCVAL — ADC12DJ3200QML-SP 12-bit, dual 3.2-GSPS or single 6.4-GSPS, RF-sampling ADC space evaluation module

The ADC12DJ3200EVMCVAL is an evaluation module (EVM) that evaluates the ADC12DJ3200QML-SP device. ADC12DJ3200QML-SP is a space-grade, low-power, 12-bit, dual 3.2-GSPS/single 6.4-GSPS, RF-sampling analog-to-digital converter (ADC) with a buffered analog input, integrated digital down converter, (...)

document-pdfAcrobat User guide
In stock
Limit: 5
Evaluation board

LMK04832EVM — LMK04832 JESD204B Clock Jitter Cleaner/Clock Generator/Distribution Evaluation Module

The LMK04832EVM allows evaluation of the LMK04832 with test equipment or other evaluation boards to verify block or system requirements for use in a specific application.  The LMK04832 EVM is pre-populated with a 122.88 MHz VCXO for dual loop operation.  The VCXO can be substituted if a (...)
document-pdfAcrobat User guide
In stock
Limit: 2
Application software & framework

PLLATINUMSIM-SW — Texas Instruments PLLatinum Simulator Tool

The PLLATINUMSIM-SW simulator tool lets you create detailed designs and simulations of our PLLATINUM™ integrated circuits which include the LMX series of PLLs and synthesizers.
Download
Application software & framework

TICSPRO-SW — Texas Instruments Clocks and Synthesizers (TICS) Pro Software

The TICS Pro software is used to program the evaluation modules (EVMs) for device numbers with these prefixes: CDC, LMK and LMX. These devices include PLLs and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.
Download
Simulation model

LMK04832 IBIS Model

SNAM221.ZIP (192 KB) - IBIS Model
Download
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Reference designs

TIDA-010230 — Multi-channel RF transceiver, low-noise clocking reference design for radar and EW applications

In modern radar and electronic warfare (EW) systems, active electronically-scanned array (AESA) antenna systems are often used with high speed multi-channel RF transceivers. These systems require very low noise clocking capable of precise channel-to-channel skew adjustment to achieve the optimal (...)
Reference designs

TIDA-010132 — Multichannel RF transceiver reference design for radar and electronic warfare applications

This reference design, an 8-channel analog front end (AFE), is demonstrated using two AFE7444 4-channel RF transceivers and a LMK04828-LMX2594 based clocking subsystem which can enable designs to scale to 16 or more channels. Each AFE channel consists of a 14-bit, 9-GSPS DAC and a 3-GSPS ADC that (...)
document-pdfAcrobat Schematic
Reference designs

TIDA-01027 — Low noise power-supply reference design maximizing performance in 12.8 GSPS data acquisition systems

This reference design demonstrates an efficient, low noise 5-rail power-supply design for very high-speed DAQ systems capable of > 12.8 GSPS. The power supply DC/DC converters are frequency synchronized and phase-shifted in order to minimize input current ripple and control frequency content. (...)
document-pdfAcrobat Schematic
Package Pins Download
WQFN (NKD) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos