LMK03200

ACTIVE

Precision 0-Delay Clock Conditioner with Integrated VCO

Top

Product details

Parameters

Function Clock generator Number of outputs 9 Output frequency (Max) (MHz) 1296 VCC core (V) 3.3 VCC out (V) 3.3 Input type LVCMOS, LVPECL Output type LVDS, LVPECL Operating temperature range (C) -40 to 85 Features Integrated VCO, uWire Rating Catalog open-in-new Find other Clock generators

Package | Pins | Size

WQFN (RHS) 48 49 mm² 7 x 7 open-in-new Find other Clock generators

Features

  • Integrated VCO with Very Low Phase Noise Floor
  • Integrated Integer-N PLL with Outstanding Normalized Phase Noise Contribution of -224 dBc/Hz
  • VCO Divider Values of 2 to 8 (All Divides)
    • Bypassable with VCO Mux When Not in 0-delay Mode
  • Channel Divider Values of 1, 2 to 510 (Even Divides)
  • LVDS and LVPECL Clock Outputs
  • Partially Integrated Loop Filter
  • Dedicated Divider and Delay Blocks on Each Clock Output
  • 0-delay Outputs
  • Internal or External Feedback of Output Clock
  • Delay Blocks on N and R Phase Detector Inputs for Lead/Lag Global Skew Adjust
  • Pin Compatible Family of Clocking Devices
  • 3.15 to 3.45 V Operation
  • Package: 48 Pin WQFN (7.0 x 7.0 x 0.8 mm)
  • 200 fs RMS Clock Generator Performance (10 Hz to 20 MHz) with a clean input clock

All trademarks are the property of their respective owners.

open-in-new Find other Clock generators

Description

The LMK03200 family of precision clock conditioners combine the functions of jitter cleaning/reconditioning, multiplication, and 0-delay distribution of a reference clock. The devices integrate a Voltage Controlled Oscillator (VCO), a high performance Integer-N Phase Locked Loop (PLL), a partially integrated loop filter, and up to eight outputs in various LVDS and LVPECL combinations.

The VCO output is optionally accessible on the Fout port. Internally, the VCO output goes through a VCO divider to feed the various clock distribution blocks.

Each clock distribution block includes a programmable divider, a phase synchronization circuit, a programmable delay, a clock output mux, and an LVDS or LVPECL output buffer. The PLL also features delay blocks to permit global phase adjustment of clock output phase. This allows multiple integer-related and phase-adjusted copies of the reference to be distributed to eight system components.

The clock conditioners come in a 48-pin WQFN package and are footprint compatible with other clocking devices in the same family.


open-in-new Find other Clock generators
Download
Similar products you might be interested in
open-in-new Compare products
Similar but not functionally equivalent to the compared device:
LMK01000 ACTIVE 1.6 GHz High Performance Clock Buffer, Divider, and Distributor Distribution, Divide, And Delay Only
LMK02000 ACTIVE Precision Clock Distributor with Integrated PLL Includes PLL For Use With External VCO/VCXO.

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 6
Type Title Date
* Datasheet LMK03200 Family Precision 0-Delay Clock Conditioner with Integrated VCO datasheet (Rev. C) Apr. 19, 2013
Technical articles How to select an optimal clocking solution for your FPGA-based design Dec. 09, 2015
Technical articles Clocking sampled systems to minimize jitter Jul. 31, 2014
Technical articles Timing is Everything: How to optimize clock distribution in PCIe applications Mar. 28, 2014
User guides LMK03200 Family Precision 0-Delay Clock Conditioner with Integrated VCO Eval Jan. 26, 2012
User guides Clock Conditioner Owner's Manual Nov. 10, 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
$349.00
Description

The LMK03200 Evaluation Board simplifies evaluation of the LMK03200 Family Precision 0-Delay Clock Conditioner with Integrated VCO. Configuring and controlling the board is accomplished using Texas Instruments' CodeLoader software, which can be downloaded from TI's website.

The CodeLoader software (...)

Software development

APPLICATION SOFTWARE & FRAMEWORKS Download
Clock Design Tool - Loop Filter & Device Configuration + Simulation
CLOCKDESIGNTOOL The Clock Design Tool software helps with part selection, loop filter design and simulation of timing device solutions. When you enter desired output frequencies and a reference frequency (optional), the tool provides TI devices to meet the specified requirements, divider values and a recommended (...)
APPLICATION SOFTWARE & FRAMEWORKS Download
Texas Instruments Clocks and Synthesizers (TICS) Pro Software
TICSPRO-SW The TICS Pro software is used to program the evaluation modules (EVMs) for device numbers with these prefixes: CDC, LMK and LMX. These devices include PLLs and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.
Features
  • Program EVMs through the USB2ANY Interface Adaptor or onboard USB interface.
  • Export programming configurations for use in end application.
IDES, CONFIGURATION, COMPILERS & DEBUGGERS Download
CodeLoader Software for device register programming
CODELOADER The CodeLoader 4 software is used to program the LMX PLLs and LMK timing devices through either the USB or line print terminal (LPT) port of a computer. This software also provides information on how to program the device by showing the bits that are actually sent.


Which software do I use?

Product

Loop (...)

CAD/CAE symbols

Package Pins Download
WQFN (RHS) 48 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos