產品詳細資料

Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83.8 ENOB (Bits) 13.7 SFDR (dB) 89 Operating temperature range (°C) -40 to 105 Input buffer No
Sample rate (max) (Msps) 65 Resolution (Bits) 18 Number of input channels 2 Interface type Serial LVDS Analog input BW (MHz) 900 Features High Dynamic Range, High Performance, Low Power Rating Catalog Peak-to-peak input voltage range (V) 3.2 Power consumption (typ) (mW) 186 Architecture SAR SNR (dB) 83.8 ENOB (Bits) 13.7 SFDR (dB) 89 Operating temperature range (°C) -40 to 105 Input buffer No
WQFN (RSB) 40 25 mm² 5 x 5
  • Dual channel ADC
  • 18-bit 10, 25, 65 MSPS ADC
  • Noise floor: -160 dBFS/Hz
  • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS)
  • Latency: 1-2 clock cycles
  • 18-bit, no missing codes
  • INL/DNL: ±7/ ±0.7 LSB (typical)
  • Reference: external or internal
  • Input bandwidth: 900 MHz (3-dB)
  • Industrial temperature range: -40 to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-QFN (5x5 mm) package
  • Spectral performance (fIN = 5 MHz):
    • SNR: 83.8 dBFS
    • SFDR: 89 dBc HD2, HD3
    • SFDR: 101 dBFS Worst spur
  • Spectral performance (fIN = 20 MHz):
    • SNR: 82.6 dBFS
    • SFDR: 85 dBc HD2, HD3
    • SFDR: 97 dBFS Worst spur
  • Dual channel ADC
  • 18-bit 10, 25, 65 MSPS ADC
  • Noise floor: -160 dBFS/Hz
  • Low power and optimized power scaling: 53 mW/ch (10 MSPS) to 94 mW/ch (65 MSPS)
  • Latency: 1-2 clock cycles
  • 18-bit, no missing codes
  • INL/DNL: ±7/ ±0.7 LSB (typical)
  • Reference: external or internal
  • Input bandwidth: 900 MHz (3-dB)
  • Industrial temperature range: -40 to +105°C
  • On-chip digital filter (optional)
    • Decimation by 2, 4, 8, 16, 32
    • 32-bit NCO
  • Serial LVDS digital interface (2-, 1- and 1/2-wire)
  • Small footprint: 40-QFN (5x5 mm) package
  • Spectral performance (fIN = 5 MHz):
    • SNR: 83.8 dBFS
    • SFDR: 89 dBc HD2, HD3
    • SFDR: 101 dBFS Worst spur
  • Spectral performance (fIN = 20 MHz):
    • SNR: 82.6 dBFS
    • SFDR: 85 dBc HD2, HD3
    • SFDR: 97 dBFS Worst spur

The ADC3681, 82, 83 (ADC368x) is a low noise, ultra-low power 18-bit 65 MSPS high-speed dual channel ADC family. Designed for lowest noise performance, it delivers a noise spectral density of -160 dBFS/Hz combined with excellent linearity and dynamic range. The ADC368x offers excellent DC precision together with IF sampling support which makes it suited for a wide range of applications. High-speed control loops benefit from the short latency as low as only 1 clock cycle. The ADC consumes only 94 mW/ch at 65 Msps and its power consumption scales well with lower sampling rates.

The ADC368x uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The ADC36xx is a pin to pin compatible family of ADCs with 16 and 18-bit resolution and different speed grades. It comes in a 40-pin QFN package (5 x 5mm) and supports the extended industrial temperature range from -40 to +105⁰C.

The ADC3681, 82, 83 (ADC368x) is a low noise, ultra-low power 18-bit 65 MSPS high-speed dual channel ADC family. Designed for lowest noise performance, it delivers a noise spectral density of -160 dBFS/Hz combined with excellent linearity and dynamic range. The ADC368x offers excellent DC precision together with IF sampling support which makes it suited for a wide range of applications. High-speed control loops benefit from the short latency as low as only 1 clock cycle. The ADC consumes only 94 mW/ch at 65 Msps and its power consumption scales well with lower sampling rates.

The ADC368x uses a serial LVDS (SLVDS) interface to output the data which minimizes the number of digital interconnects. The device supports two-lane, one-lane and half-lane options. The ADC36xx is a pin to pin compatible family of ADCs with 16 and 18-bit resolution and different speed grades. It comes in a 40-pin QFN package (5 x 5mm) and supports the extended industrial temperature range from -40 to +105⁰C.

下載 觀看有字幕稿的影片 影片

我們的 ADC3660 系列贏得 2021 年世界電子產品成就獎 (WEAA) 放大器/資料轉換類別的年度最佳產品。

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件,然後再試一次。
檢視所有 6
重要文件 類型 標題 格式選項 日期
* Data sheet ADC368x 18-bit 0.5 to 65-MSPS Low Noise Ultra-low Power Dual Channel ADC datasheet (Rev. B) PDF | HTML 2022年 10月 3日
Application note Practical Clocking Considerations That Give Your Next High-Speed Converter Design an Edge (Rev. A) PDF | HTML 2025年 4月 11日
Application note Comparing Active vs. Passive High-Speed/RF A/D Converter Front Ends PDF | HTML 2025年 3月 28日
Application note High Speed SAR ADC: Data Rate, Performance, and Pin Count Optimization PDF | HTML 2020年 12月 8日
Application note High Speed ADCs and Amplifiers for Flow Cytometry Applications 2020年 10月 12日
Analog Design Journal How to simplify AFE filtering via high‐speed ADCs with internal digital filters 2020年 1月 10日

設計與開發

如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發板

ADC3683EVM — ADC3683 雙通道、18 位元、65MSPS、低雜訊、超低功耗 ADC 評估模組

ADC3683 評估模組 (EVM) 專為評估 ADC3683 系列高速類比轉數位轉換器 (ADC) 所設計。本 EVM 搭載 ADC3683,這是一款 18 位元、雙通道 65MSPS ADC,配備序列 LVDS 介面,可用於評估該 18 位元系列中所有支援的取樣率及單通道或雙通道裝置。
使用指南: PDF | HTML
TI.com 無法提供
開發板

TSW1418EVM — 資料擷取評估模組

TSW1418EVM 是入門級 FMC 介面資料擷取卡,可用於評估高速類比轉數位轉換器 (ADC) 的性能。TSW1418EVM 可用於展示資料表性能規格,做法是在使用高品質、低抖動時脈和高品質輸入頻率時,透過低電壓差動訊號 (LVDS) 或互補式金屬氧化半導體 (CMOS) 介面擷取取樣資料。TSW1418EVM 使用基於 Xilinx® 的韌體,可動態配置來支援高達 950Mbps 的 LVDS 速度,和多達 18 個資料輸出。隨附高速資料轉換器專業圖形使用者介面 (HSDC Pro GUI) 的 TSW1418EVM 是一套完整系統,可擷取及評估 ADC EVM 的資料樣本。
使用指南: PDF | HTML
TI.com 無法提供
開發模組 (EVM) 的 GUI

DATACONVERTERPRO-SW High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

支援產品和硬體

支援產品和硬體

模擬型號

ADC35xx TINA-TI Reference Design

SBAM455.ZIP (158 KB) - TINA-TI Reference Design
模擬型號

ADC36XX IBIS Model

SBAM400.ZIP (52 KB) - IBIS Model
模擬工具

PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具

PSpice® for TI 是有助於評估類比電路功能的設計和模擬環境。這款全功能設計和模擬套件使用 Cadence® 的類比分析引擎。PSpice for TI 包括業界最大的模型庫之一,涵蓋我們的類比和電源產品組合,以及特定類比行為模型,且使用無需支付費用。

PSpice for TI 設計和模擬環境可讓您使用其內建函式庫來模擬複雜的混合訊號設計。在進行佈局和製造之前,建立完整的終端設備設計和解決方案原型,進而縮短上市時間並降低開發成本。 

在 PSpice for TI 設計與模擬工具中,您可以搜尋 TI (...)
封裝 針腳 CAD 符號、佔位空間與 3D 模型
WQFN (RSB) 40 Ultra Librarian

訂購與品質

內含資訊:
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊:
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

內容係由 TI 和社群貢獻者依「現狀」提供,且不構成 TI 規範。檢視使用條款

若有關於品質、封裝或訂購 TI 產品的問題,請參閱 TI 支援。​​​​​​​​​​​​​​

影片