ADS54J42

現行

雙通道、14 位元、625-MSPS 類比轉數位轉換器 (ADC)

立即訂購

產品規格表

document-pdfAcrobat ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter datasheet (Rev. A) (英文) PDF | HTML

ADS54J42

現行

產品規格表

立即訂購

產品詳細資料

Sample rate (max) (Msps)

625

Resolution (Bits)

14

Number of input channels

2

Interface type

JESD204B

Analog input BW (MHz)

1200

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

1.9

Power consumption (typ) (mW)

1940

Architecture

Pipeline

SNR (dB)

71.8

ENOB (Bits)

11.6

SFDR (dB)

93

Operating temperature range (°C)

-40 to 85

Input buffer

Yes

Sample rate (max) (Msps)

625

Resolution (Bits)

14

Number of input channels

2

Interface type

JESD204B

Analog input BW (MHz)

1200

Features

High Performance

Rating

Catalog

Peak-to-peak input voltage range (V)

1.9

Power consumption (typ) (mW)

1940

Architecture

Pipeline

SNR (dB)

71.8

ENOB (Bits)

11.6

SFDR (dB)

93

Operating temperature range (°C)

-40 to 85

Input buffer

Yes

VQFNP (RMP)

72

100 mm² (10 mm × 10 mm)

14-Bit Resolution, Dual-Chanel, 625-MSPS ADC
Noise Floor: –157 dBFS/Hz
Spectral Performance (f_IN = 170 MHz at –1 dBFS):
- SNR: 71.0 dBFS
- NSD: –155.9 dBFS/Hz
- SFDR: 85 dBc
- SFDR: 93 dBc (Except HD2, HD3, and Interleaving Tones)
Spectral Performance (f_IN = 350 MHz at –1 dBFS):
- SNR: 69 dBFS
- NSD: –153.9 dBFS/Hz
- SFDR: 76 dBc
- SFDR: 90 dBc (Except HD2, HD3, and Interleaving Tones)
Channel Isolation: 100 dBc at f_IN = 170 MHz
Input Full-Scale: 1.9 V_PP
Input Bandwidth (3 dB): 1.2 GHz
On-Chip Dither
Integrated Wideband DDC Block
JESD204B Interface with Subclass 1 Support:
- 2 Lanes per ADC at 6.25 Gbps
- 4 Lanes per ADC at 3.125 Gbps
- Support for Multi-Chip Synchronization
Power Dissipation: 970 mW/Ch at 625 MSPS
Package: 72-Pin VQFNP (10 mm × 10 mm)

14-Bit Resolution, Dual-Chanel, 625-MSPS ADC
Noise Floor: –157 dBFS/Hz
Spectral Performance (f_IN = 170 MHz at –1 dBFS):
- SNR: 71.0 dBFS
- NSD: –155.9 dBFS/Hz
- SFDR: 85 dBc
- SFDR: 93 dBc (Except HD2, HD3, and Interleaving Tones)
Spectral Performance (f_IN = 350 MHz at –1 dBFS):
- SNR: 69 dBFS
- NSD: –153.9 dBFS/Hz
- SFDR: 76 dBc
- SFDR: 90 dBc (Except HD2, HD3, and Interleaving Tones)
Channel Isolation: 100 dBc at f_IN = 170 MHz
Input Full-Scale: 1.9 V_PP
Input Bandwidth (3 dB): 1.2 GHz
On-Chip Dither
Integrated Wideband DDC Block
JESD204B Interface with Subclass 1 Support:
- 2 Lanes per ADC at 6.25 Gbps
- 4 Lanes per ADC at 3.125 Gbps
- Support for Multi-Chip Synchronization
Power Dissipation: 970 mW/Ch at 625 MSPS
Package: 72-Pin VQFNP (10 mm × 10 mm)

The ADS54J42 is a low-power, wide-bandwidth, 14-bit, 625-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –157 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 6.25 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J42 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 14-bit data from each channel.

The ADS54J42 is a low-power, wide-bandwidth, 14-bit, 625-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –157 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 6.25 Gbps. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel optionally can be connected to a wideband digital down-converter (DDC) block. The ADS54J42 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 14-bit data from each channel.

filter

尋找其它高速 ADC (≥10 MSPS)

下載觀看有字幕稿的影片影片

技術文件

找不到結果。請清除您的搜尋條件，然後再試一次。

檢視所有 1

重要文件	類型	標題	格式選項	下載最新的英文版本		日期
*	資料表	ADS54J42 Dual-Channel, 14-Bit, 625-MSPS, Analog-to-Digital Converter datasheet (Rev. A)	PDF \| HTML			2016/3/31

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

韌體

TI204C-IP — Request for JESD204 rapid design IP

JESD204 快速設計 IP 被設計用於幫助 FPGA 工程師快速實現可運作的 JESD204 系統，從而加速開發過程。該 IP 的架構設計使得下游數位處理和其他應用邏輯能夠隔離於 JESD204 通訊協定的大多數性能和時序關鍵約束之外。該 IP 能夠幫助設計人員減少韌體開發時間並簡化 FPGA 的整合。

JESD204 快速設計 IP 無需權利金，用於 TI 高速資料轉換器。TI 將協助使用者配置初始連結，針對特定 FPGA 平台與 TI 資料轉換器 JMODE 之間的使用進行自訂。TI 將在 IP 測試完成並準備部署後，透過安全下載連結提供 IP。

JESD204 快速設計 IP 支援下列 (...)

支援產品和硬體

要求

開發模組 (EVM) 的 GUI

DATACONVERTERPRO-SW — 高速資料轉換器 Pro GUI 安裝程式，v5.31

這款高速資料轉換器專業 GUI 是一款 PC（與 Windows® XP/7/10 相容）程式，旨在協助評估大多數 TI 高速資料轉換器 [類比轉數位轉換器 (ADC) 和數位轉類比轉換器 (DAC)] 和類比前端 (AFE) 平台。DATACONVERTERPRO-SW 旨在支援整個 TSW14xxx 系列資料擷取和模式產生卡，為時域和頻域中的資料轉換器分析提供強大且快速的解決方案，並支援單音、多音和調變訊號。此 GUI 也與 TI 模式產生 GUI 相容，可快速合成單音、多音和調變訊號。

使用者可以向 DATACONVERTERPRO-SW 提供自訂模式，以載入到 TI DAC。支援從 (...)

支援產品和硬體

下載選項

模擬型號