首頁 射頻 (RF) 與微波 RF 收發器、接收器、發射器 RF 接收器
首頁
射頻 (RF) 與微波
RF 收發器、接收器、發射器
RF 接收器

ADS54T01

現行

1 通道 750MSPS BTS 回饋和接收器 IC

立即訂購
產品規格表

ADS54T01

現行
產品規格表 立即訂購

產品詳細資料

Number of input channels 1 Resolution (Bits) 12 Sample rate (max) (Msps) 750 Features Decimating Filter, Differential Inputs, High Dynamic Range, Nap Mode, Out of Range Indicator, Power Down Analog input BW (MHz) 1200 Power consumption (typ) (mW) 1200 Operating temperature range (°C) -40 to 85 Rating Catalog
Number of input channels 1 Resolution (Bits) 12 Sample rate (max) (Msps) 750 Features Decimating Filter, Differential Inputs, High Dynamic Range, Nap Mode, Out of Range Indicator, Power Down Analog input BW (MHz) 1200 Power consumption (typ) (mW) 1200 Operating temperature range (°C) -40 to 85 Rating Catalog
NFBGA (ZAY) 196 144 mm² 12 x 12
  • Single channel
  • 12-bit resolution
  • Maximum clock rate: 750 Msps
  • Low swing fullscale input: 1.0 Vpp
  • Analog input buffer with high impedance input
  • Input bandwidth (3 dB): > 1.2 GHz
  • Data output interface: DDR LVDS
  • 196-Pin NFBGA package (12 mm × 12 mm)
  • Power dissipation: 1.2 W
  • Performance at fin = 230 MHz IF
    • SNR: 60.7 dBFS
    • SFDR: 73 dBc
  • Performance at fin = 700 MHz IF
    • SNR: 58.6 dBFS
    • SFDR: 64 dBc
  • Receive mode: 2x decimation with low-pass or high-pass filter
  • Feedback mode: burst mode output for full bandwidth DPD feedback
  • Single channel
  • 12-bit resolution
  • Maximum clock rate: 750 Msps
  • Low swing fullscale input: 1.0 Vpp
  • Analog input buffer with high impedance input
  • Input bandwidth (3 dB): > 1.2 GHz
  • Data output interface: DDR LVDS
  • 196-Pin NFBGA package (12 mm × 12 mm)
  • Power dissipation: 1.2 W
  • Performance at fin = 230 MHz IF
    • SNR: 60.7 dBFS
    • SFDR: 73 dBc
  • Performance at fin = 700 MHz IF
    • SNR: 58.6 dBFS
    • SFDR: 64 dBc
  • Receive mode: 2x decimation with low-pass or high-pass filter
  • Feedback mode: burst mode output for full bandwidth DPD feedback

The ADS54T01 is a high linearity, single channel, 12-bit, 750-Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a high-impedance input.

Two output modes are available for the output data—the data can be decimated by two or the data can be output in burst mode. The burst mode output is designed specifically for DPD feedback applications where high-resolution output data is available for a short period of time. Designed for high SFDR, the ADC has low-noise performance and outstanding spurious-free dynamic range over a large input-frequency range. The device is available in a 196-pin NFBGA package and is specified over the full industrial temperature range (–40°C to 85°C).

The ADS54T01 is a high linearity, single channel, 12-bit, 750-Msps analog-to-digital converter (ADC) easing front end filter design for wide bandwidth receivers. The analog input buffer isolates the internal switching of the on-chip track-and-hold from disturbing the signal source as well as providing a high-impedance input.

Two output modes are available for the output data—the data can be decimated by two or the data can be output in burst mode. The burst mode output is designed specifically for DPD feedback applications where high-resolution output data is available for a short period of time. Designed for high SFDR, the ADC has low-noise performance and outstanding spurious-free dynamic range over a large input-frequency range. The device is available in a 196-pin NFBGA package and is specified over the full industrial temperature range (–40°C to 85°C).
filter 尋找其它 RF 接收器
下載 觀看有字幕稿的影片 影片

技術文件

star =TI 所選的此產品重要文件
找不到結果。請清除您的搜尋條件，然後再試一次。
檢視所有 3
重要文件 類型 標題 格式選項 日期
* Data sheet ADS54T01 Single 12-Bit 750-Msps Receiver and Feedback IC datasheet (Rev. B) PDF | HTML 2022年 4月 1日
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 2015年 5月 22日
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 2013年 7月 19日

設計與開發

如需其他條款或必要資源，請按一下下方的任何標題以檢視詳細頁面 (如有)。

開發模組 (EVM) 的 GUI

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

支援產品和硬體

支援產品和硬體
下載
支援軟體

SBAC120 — TIGAR Support Files

支援產品和硬體

支援產品和硬體
下載
模擬型號

ADS54T01 IBIS Model

SLAM176.ZIP (55 KB) - IBIS Model
下載
計算工具

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

支援產品和硬體

支援產品和硬體
啟動 下載
設計工具

SBAC119 — TIGAR (Texas Instruments Graphical Evaluation of ADC Response Tool)

支援產品和硬體

支援產品和硬體
下載
封裝 針腳 CAD 符號、佔位空間與 3D 模型
NFBGA (ZAY) 196 Ultra Librarian
適用 TI 的評估品項標準條款與條件。

訂購與品質

內含資訊：
  • RoHS
  • REACH
  • 產品標記
  • 鉛塗層/球物料
  • MSL 等級/回焊峰值
  • MTBF/FIT 估算值
  • 材料內容
  • 認證摘要
  • 進行中的可靠性監測
內含資訊：
  • 晶圓廠位置
  • 組裝地點

建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。

支援與培訓

內含 TI 工程師技術支援的 TI E2E™ 論壇

以英文檢視所有論壇主題

內容係由 TI 和社群貢獻者依「現狀」提供，且不構成 TI 規範。檢視使用條款。

若有關於品質、封裝或訂購 TI 產品的問題，請參閱 TI 支援。​​​​​​​​​​​​​​

影片