SPRUJB3 March 2024 AM67 , AM67A , TDA4AEN-Q1 , TDA4VEN-Q1
The DSI implements a power management protocol to interface to a PSC (Power and Sleep Controller) module SoC level.
Figure 12-524 shows the expected sequence from SW while performing a clkstop_req to the DSI.