SPRUJB3 March 2024 AM67 , AM67A , TDA4AEN-Q1 , TDA4VEN-Q1
The size of the mesh table is dependent on the Total output frame size. The size must be:
Mesh frame width and height are specified by registers: LDC_CORE_MESH_FRSZ[13-0] W and LDC_CORE_MESH_FRSZ[29-16] H. The downsampling factor, M, is specified by register LDC_CORE_MESHTABLE_CFG[2] M.
The mesh table should be stored with delta(x) and delta(y) offsets interleaved and stored in raster order. Each offset is S16Q3, so a table entry is 32-bits, including both delta(x) and delta(y). The location of the mesh table is configured by registers LDC_CORE_MESH_BASE_H and LDC_CORE_MESH_BASE_l. The buffer width (>= Table Width), is provided by LDC_CORE_MESH_OFST[15-0] OFST. The mesh table must be aligned on a 16-byte boundary.
.