Top

Product details

Parameters

Arm CPU 1 ARM Cortex-A15 Arm MHz (Max.) 600 Graphics acceleration 1 2D DRAM DDR3-1066, DDR3L-1066 Hardware accelerators 1 Image Video Accelerator, 2 Viterbi Decoder, 1 Audio Tracking Logic EMIF 1 32-bit CSI-2 2 DL Other on-chip memory 512 KB Ethernet MAC 10/100/1000, 2-port 1Gb switch Parallel video input ports 4 Display type 1 HDMI OUT, 2 LCD OUT Serial I/O CAN, I2C, SPI, UART, USB Storage interface 1x SDIO 4b, 1x SDIO 8b, 1x UHSI 4b, 1x eMMC 8b PCIe 2 PCIe Gen2 McASP 8 USB 1 USB3.0, 2 USB2.0 open-in-new Find other DRAx digital cockpit SoCs

Features

  • Architecture designed for infotainment applications
  • Video, image, and graphics processing support
    • Full-HD video (1920 × 1080p, 60 fps)
    • Multiple video input and video output
    • 2D and 3D graphics
  • Arm® Cortex®-A15 microprocessor subsystem
  • C66x floating-point VLIW DSP
    • Fully object-code compatible with C67x and C64x+
    • Up to thirty-two 16 × 16-bit fixed-point multiplies per cycle
  • Up to 512KB of on-chip L3 RAM
  • Level 3 (L3) and Level 4 (L4) interconnects
  • DDR3/DDR3L Memory Interface (EMIF) module
    • Supports up to DDR-1333 (667 MHz)
    • Up to 2GB across single chip select
  • Dual Arm® Cortex®-M4 Image Processing Units (IPU)
  • IVA-HD subsystem
  • Display subsystem
    • Display controller With DMA engine and up to three pipelines
    • HDMI™ encoder: HDMI 1.4a and DVI 1.0 compliant
  • 2D-graphics accelerator (BB2D) subsystem
    • Vivante® GC320 core
  • Video Processing Engine (VPE)
  • Single-core PowerVR™ SGX544 3D GPU
  • One Video Input Port (VIP) module
    • Support for up to four multiplexed input ports
  • General-Purpose Memory Controller (GPMC)
  • Enhanced Direct Memory Access (EDMA) controller
  • 2-port gigabit ethernet (GMAC)
    • Up to two external ports
  • Sixteen 32-bit general-purpose timers
  • 32-Bit MPU watchdog timer
  • Six high-speed inter-integrated circuit (I2C) ports
  • HDQ™/1-Wire® interface
  • Ten configurable UART/IrDA/CIR modules
  • Four Multichannel Serial Peripheral Interfaces (McSPI)
  • Quad SPI Interface (QSPI)
  • Media Local Bus Subsystem (MLBSS)
  • Eight Multichannel Audio Serial Port (McASP) modules
  • SuperSpeed USB 3.0 dual-role device
  • High-speed USB 2.0 dual-role device
  • High-speed USB 2.0 on-the-go
  • Four MultiMedia Card/Secure Digital/Secure Digital Input Output Interfaces (MMC™/SD®/SDIO)
  • PCI Express® 3.0 subsystems with two 5-Gbps lanes
    • One 2-lane Gen2-compliant port
    • or two 1-lane Gen2-compliant ports
  • Dual Controller Area Network (DCAN) modules
    • CAN 2.0B protocol
  • MIPI® CSI-2 camera serial interface
  • Up to 186 General-Purpose I/O (GPIO) pins
  • Device security features
    • Hardware crypto accelerators and DMA
    • Firewalls
    • JTAG lock
    • Secure keys
    • Secure ROM and boot
    • Customer programmable keys
  • Power, reset, and clock management
  • On-chip debug with CTools technology
  • 28-nm CMOS technology
  • 17 mm × 17 mm, 0.65-mm pitch, 538-pin BGA (CBD)

All trademarks are the property of their respective owners.

open-in-new Find other DRAx digital cockpit SoCs

Description

The DRA71x processor is offered in a 538-ball, 17×17-mm, 0.65-mm ball pitch (0.8mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (BGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6" and DRA72x "Jacinto 6 Eco" family of infotainment processors, including graphics, voice, HMI, multimedia and smartphone projection mode capabilities.

Programmability is provided by a single-core Arm Cortex-A15 RISC CPU with Arm Neon™ extensions and a TI C66x VLIW floating-point DSP core. The Arm processor lets developers keep control functions separate from other algorithms programmed on the DSP and coprocessors, thus reducing the complexity of the system software.

Additionally, TI provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

Cryptographic acceleration is available in all devices. All other supported security features, including support for secure boot, debug security and support for trusted execution environment are available on High-Security (HS) devices. For more information about HS devices, contact your TI representative.

The DRA71x Jacinto 6 Entry processor family is qualified according to the AEC-Q100 standard.

The device features a simplified power supply rail mapping which enables lower cost PMIC solutions.

The DRA71x processor is offered in a 538-ball, 17×17-mm, 0.65-mm ball pitch (0.8mm spacing rules can be used on signals) with Via Channel™ Array (VCA) technology, ball grid array (BGA) package.

The architecture is designed to deliver high-performance concurrencies for automotive applications in a cost-effective solution, providing full scalability from the DRA75x ("Jacinto 6 EP" and "Jacinto 6 Ex"), DRA74x "Jacinto 6" and DRA72x "Jacinto 6 Eco" family of infotainment processors, including graphics, voice, HMI, multimedia and smartphone projection mode capabilities.

Programmability is provided by a single-core Arm Cortex-A15 RISC CPU with Neon extensions and a TI C66x VLIW floating-point DSP core. The Arm processor lets developers keep control functions separate from other algorithms programmed on the DSP and coprocessors, thus reducing the complexity of the system software.

Additionally, TI provides a complete set of development tools for the Arm, and DSP, including C compilers and a debugging interface for visibility into source code execution.

Cryptographic acceleration is available in all devices. All other supported security features, including support for secure boot, debug security and support for trusted execution environment are available on High-Security (HS) devices. For more information about HS devices, contact your TI representative.

The DRA71x Jacinto 6 Entry processor family is qualified according to the AEC-Q100 standard.

The device features are simplified power supply rail mapping which enables lower cost PMIC solutions.

open-in-new Find other DRAx digital cockpit SoCs
Download

More Information

Experimental samples are available  Request Now

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 45
Type Title Date
* Datasheet DRA71x Infotainment Applications Processor datasheet (Rev. G) Nov. 25, 2019
* Errata DRA72x and DRA71x SoC for Automotive Infortainment Silicon Errata (Rev. D) Feb. 28, 2017
Application note IVA-HD Sharing Between VISION-SDK and PSDKLA on Jacinto6 SoC Aug. 24, 2020
White paper Jump Start Upgrading Your Digital Cluster Design with Jacinto 6 Platform (Rev. A) Aug. 17, 2020
Application note AM57x, DRA7x, and TDA2x EMIF Tools (Rev. E) Jan. 06, 2020
Application note Integrating New Cameras With Video Input Port on DRA7xx SoCs Jun. 11, 2019
User guide DRA71x and DRA72x Technical Reference Manual (Rev. D) May 21, 2019
User guide DRA71x EVM CPU board user's guide (Rev. B) Mar. 11, 2019
Application note Achieving Early CAN Response on DRA7xx Devices Nov. 28, 2018
Application note DRA74x_75x/DRA72x Performance (Rev. A) Oct. 31, 2018
Application note Audio Post Processing Engine on Jacinto™ DRA7x Family of Devices Sep. 14, 2018
Application note The Implementation of YUV422 Output for SRV Aug. 02, 2018
Application note MMC DLL Tuning (Rev. B) Jul. 31, 2018
Application note Integrating AUTOSAR on TI SoC: Fundamentals Jun. 18, 2018
Application note ECC/EDC on TDAxx (Rev. B) Jun. 13, 2018
Application note Tools and Techniques to Root Case Failures in Video Capture Subsystem Jun. 12, 2018
Application note Sharing VPE Between VISIONSDK and PSDKLA May 04, 2018
Technical articles Smart sensors are going to change how you drive (because eventually, you won’t) Apr. 25, 2018
Application note Android Boot Optimization on DRA7xx Devices (Rev. A) Feb. 13, 2018
Technical articles AI in Automotive: Practical deep learning Feb. 08, 2018
Technical articles How to maintain automotive front camera thermal performance on a hot summer day Feb. 02, 2018
Technical articles Development platforms pave the way to production systems for ADAS Jan. 19, 2018
Application note Using Peripheral Boot and DFU for Rapid Development on Jacinto 6 Devices (Rev. A) Nov. 30, 2017
Application note Jacinto6 Spread Spectrum Clocking Configuration (Rev. A) Nov. 27, 2017
Application note Optimizing DRA7xx and TDA2xx Processors for use with Video Display SERDES (Rev. B) Nov. 07, 2017
Application note A Guide to Debugging With CCS on the DRA75x, DRA74x, TDA2x and TDA3x Family of D (Rev. B) Nov. 03, 2017
User guide DRA71x Cost Effective Automotive Reference Design Nov. 01, 2017
Application note Robust Rear-View Camera (RVC) App Report Sep. 13, 2017
Application note Optimization of GPU-Based Surround View on TI’s TDA2x SoC Sep. 12, 2017
Application note Using DSS Write-Back Pipeline for RGB-to-YUV Conversion on DRA7xx Devices Aug. 14, 2017
Application note Software Guidelines to EMIF/DDR3 Configuration on DRA7xx Devices Jul. 12, 2017
Application note Linux Boot Time Optimizations on DRA7xx Devices Mar. 31, 2017
Application note Interfacing DRA75x and DRA74x Audio to Analog Codecs (Rev. A) Feb. 17, 2017
Application note Early Splash Screen on DRA7x Devices Jan. 31, 2017
Application note Quality of Service (QoS) Knobs for DRA74x, DRA75x & TDA2x Family of Devices (Rev. A) Dec. 15, 2016
Application note Gstreamer Migration Guidelines Apr. 26, 2016
User guide Jacinto6 Android Video Decoder Software Design Specification User's Guide Apr. 21, 2016
User guide Jacinto6 Android Video Encoder Software Design Specification User's Guide Apr. 21, 2016
Application note Flashing Binaries to DRA7xx Factory Boards Using DFU Apr. 14, 2016
Application note Tools and Techniques for Audio Debugging Apr. 13, 2016
Application note Debugging Tools and Techniques With IPC3.x Mar. 30, 2016
Application note Modifying Memory Usage for IPUMM Applications Loaded IPC 3.x for DRA75x, DRA74x (Rev. A) Jan. 15, 2016
White paper Informational ADAS as Software Upgrade to Today’s Infotainment Systems Oct. 14, 2014
Application note Guide to fix Perf Issues Using QoS Knobs for DRA74x, DRA75x, TDA2x & TD3x Device Aug. 13, 2014
White paper Today’s high-end infotainment soon becoming mainstream Jun. 02, 2014

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARD Download
Description

Jacinto™ DRA71x evaluation module (EVM) is an evaluation platform designed to speed up development efforts and reduce time-to-market for applications such as infotainment, reconfigurable digital cluster, or integrated digital cockpit. To allow scalability and reuse across Jacinto DRA71x (...)

Features
  • Hardware
    • DRA71x Processor
    • 2GB DDR3L
    • LP8733/LP8732 Power Management ICs
    • 4 GB eMMC
    • 10.1" 1280X800 Capacitive Touch Screen LCD option
    • JAMR3 tuner board
  • Software
    • Linux
    • Android
    • StarterWare
  • Connectivity
    • Gigabit Ethernet (2)
    • PCIe
    • e/mSATA
    • Micro SD Card
    • Micro USB 2.0
    • USB 3.0
    • HDMI
    • Audio in/out
    • WiLink8 Q Connector
DEBUG PROBE Download
99
Description

The Texas Instruments XDS110 is a new class of debug probe (emulator) for TI embedded processors. The XDS110 replaces the XDS100 family while supporting a wider variety of standards (IEEE1149.1, IEEE1149.7, SWD) in a single pod. Also, all XDS debug probes support Core and System Trace in all ARM and (...)

Features

The XDS110 is the latest entry level debug probe (emulators) for TI embedded processors. Designed to be a complete solution that delivers JTAG and SWD connectivity at a low cost, the XDS110 is the debug probe of choice for entry-level debugging of TI microcontrollers, processors and SimpleLink (...)

Software development

SOFTWARE DEVELOPMENT KIT (SDK) Download
Processor Software Development Kit for DRA7x Jacinto™ Processors – Linux, Android, and RTOS
PROCESSOR-SDK-DRA7X Processor SDK Linux Automotive

Processor SDK Linux Automotive is the foundational software development platform for TI's Jacinto™ DRAx family of Infotainment SoCs. The software framework allows users to develop feature-rich Infotainment solutions such as reconfigurable digital instrument (...)

Features
Processor SDK Linux Automotive features
  • Open Linux support
  • Linux kernel and Bootloaders
  • File system
  • Qt/Webkit application framework
  • 3D graphics support
  • 2D graphics support
  • Integrated WLAN and Bluetooth® support
  • GUI-based application launcher
  • Example applications, including:
    • ARM benchmarks: Dhrystone, Linpack (...)

Design tools & simulation

SIMULATION MODEL Download
SPRM695A.ZIP (15 KB) - BSDL Model
SIMULATION MODEL Download
SPRM696.ZIP (2 KB) - Thermal Model
SIMULATION MODEL Download
SPRM697.ZIP (9618 KB) - IBIS Model
CALCULATION TOOL Download
Clock Tree Tool for Sitara, Automotive, Vision Analytics, & Digital Signal Processors
CLOCKTREETOOL The Clock Tree Tool (CTT) for Sitara™ ARM®, Automotive, and Digital Signal Processors is an interactive clock tree configuration software that provides information about the clocks and modules in these TI devices. It allows the user to:
  • Visualize the device clock tree
  • Interact with clock tree elements (...)

Reference designs

REFERENCE DESIGNS Download
Entry-level head unit display audio with Jacinto™ 6 entry reference design
TIDEP-0097 Based on TI's Jacinto™ DRA71x processor, this automotive reference design focuses on system-level cost savings. The 6 layer design reduces PCB costs through an optimized via breakout scheme, integration of key features and an optimized power distribution network. Functionality can be added or (...)
document-generic Schematic
REFERENCE DESIGNS Download
Automotive Stand-Alone Gateway Reference Design with Ethernet and CAN
TIDA-01425 The TIDA-01425 is a subsystem reference design for automotive gateways focused on increasing bandwidth and processing power in gateway applications. The design implements Ethernet physical layer transceivers (PHYs) for increased bandwidth along with an automotive processor for greater processing (...)
document-generic Schematic

CAD/CAE symbols

Package Pins Download
FCBGA (CBD) 538 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos