SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
Figure 12-2099 shows an asynchronous single-write operation on a non-multiplexed device.
The nCS, nADV, nWE, and DIR signals are controlled in the same way as address/data-multiplexed accesses (see Table 12-4164).