SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
Clock and direction input to position counter is selected using the QSRC bit in the EQEP decoder and control register (EQEP_QDEC_QEP_CTL), based on interface input requirement as follows: