ADC128S102QML-SP
- 5962R07227
- Total Ionizing Dose 100 krad(Si)
- Single Event Latch-Up Immune 120 MeV-cm2/mg
- Single Event Functional Interrupt Immune 120 MeV-cm2/mg
(See Radiation Report)
- Eight Input Channels
- Variable Power Management
- Independent Analog and Digital Supplies
- SPI™/QSPI™/MICROWIRE™/DSP Compatible
- Packaged in 16-Lead Ceramic SOIC
- Key Specifications
- Conversion Rate: 50 kSPS to 1 MSPS
- DNL (VA = VD = 5 V): +1.5 / −0.9 LSB (Maximum)
- INL (VA = VD = 5 V): +1.4 / −1.25 LSB (Maximum)
- Power Consumption
- 3-V Supply: 2.3 mW (Typical)
- 5-V Supply: 10.7 mW (Typical)
The ADC128S102 device is a low-power, eight-channel CMOS 12-bit analog-to-digital converter specified for conversion throughput rates of 50 kSPS to 1 MSPS. The converter is based on a successive-approximation register architecture with an internal track-and-hold circuit. The device can be configured to accept up to eight input signals at inputs IN0 through IN7.
The output serial data is straight binary and is compatible with several standards, such as SPI, QSPI, MICROWIRE, and many common DSP serial interfaces.
The ADC128S102 may be operated with independent analog and digital supplies. The analog supply (VA) can range from 2.7 V to 5.25 V, and the digital supply (VD) can range from 2.7 V to VA. Normal power consumption using a 3-V or 5-V supply is 2.3 mW and 10.7 mW, respectively. The power-down feature reduces the power consumption to 0.06 µW using a 3-V supply and 0.25 µW using a 5-V supply.
您可能會感興趣的類似產品
功能與所比較的裝置相似
技術文件
設計與開發
如需其他條款或必要資源,請按一下下方的任何標題以檢視詳細頁面 (如有)。
ANALOG-ENGINEER-CALC — 類比工程師計算機
PSPICE-FOR-TI — PSpice® for TI 設計與模擬工具
TINA-TI — 基於 SPICE 的類比模擬程式
TIDA-010197 — 精確度 < 1% 的多用途衛星健康監控與控制平台參考設計
封裝 | 針腳 | CAD 符號、佔位空間與 3D 模型 |
---|---|---|
CFP (NAC) | 16 | Ultra Librarian |
CFP (NAD) | 16 | Ultra Librarian |
DIESALE (Y) | — |
訂購與品質
- RoHS
- REACH
- 產品標記
- 鉛塗層/球物料
- MSL 等級/回焊峰值
- MTBF/FIT 估算值
- 材料內容
- 認證摘要
- 進行中持續性的可靠性監測
- 晶圓廠位置
- 組裝地點
建議產品可能具有與此 TI 產品相關的參數、評估模組或參考設計。