DAC8812
- Relative Accuracy: 1 LSB Max
- Differential Nonlinearity: 1 LSB Max
- 2-mA Full-Scale Current ±20%,
With VREF = ±10 V - 0.5-μs Settling Time
- Midscale or Zero-Scale Reset
- Separate 4Q Multiplying Reference Inputs
- Reference Bandwidth: 10 MHz
- Reference Dynamics: –105-dB THD
- SPI-Compatible 3-Wire Interface:
50 MHz - Double Buffered Registers to Enable
Simultaneous Multichannel Update - Internal Power-On Reset
- Industry-Standard Pin Configuration
All trademarks are the property of their respective owners. All trademarks are the property of their respective owners.
The DAC8812 is a dual, 16-bit, current-output digital-to-analog converter (DAC) designed to operate from a single 2.7-V to 5.5-V supply.
The applied external reference input voltage VREF determines the full-scale output current. An internal feedback resistor (RFB) provides temperature tracking for the full-scale output when combined with an external I-to-V precision amplifier.
A double-buffered, serial data interface offers high-speed, 3-wire, SPI and microcontroller compatible inputs using serial data in (SDI), clock (CLK), and a chip-select (CS). A common level-sensitive load DAC strobe (LDAC) input allows simultaneous update of all DAC outputs from previously loaded input registers. Additionally, an internal power-on reset forces the output voltage to zero at system turnon. An MSB pin allows system reset assertion (RS) to force all registers to zero code when MSB = 0, or to midscale code when MSB = 1.
For all available packages, see the orderable addendum at the end of the data sheet.
Similar products you might be interested in
Pin-for-pin with same functionality to the compared device
Technical documentation
Type | Title | Date | ||
---|---|---|---|---|
* | Data sheet | DAC8812 Dual, Serial-Input 16-Bit Multiplying Digital-to-Analog Converter datasheet (Rev. F) | PDF | HTML | 11 Jul 2016 |
Application note | Time Gain Control (Compensation) in Ultrasound Applications | 02 Dec 2016 | ||
Analog Design Journal | 4Q 2010 Issue Analog Applications Journal | 15 Nov 2010 | ||
Analog Design Journal | The IBIS model: A conduit into signal-integrity analysis, Part 1 | 15 Nov 2010 |
Design & development
For additional terms or required resources, click any title below to view the detail page where available.
ANALOG-ENGINEER-CALC — Analog engineer's calculator
PSPICE-FOR-TI — PSpice® for TI design and simulation tool
TINA-TI — SPICE-based analog simulation program
TIPD160 — Digitally Tunable MDAC Based State Variable Filter Reference Design
Package | Pins | CAD symbols, footprints & 3D models |
---|---|---|
TSSOP (PW) | 16 | Ultra Librarian |
Ordering & quality
- RoHS
- REACH
- Device marking
- Lead finish/Ball material
- MSL rating/Peak reflow
- MTBF/FIT estimates
- Material content
- Qualification summary
- Ongoing reliability monitoring
- Fab location
- Assembly location
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.