All trademarks are the property of their respective owners.
The ADS8326 is a 16-bit, sampling, analog-to-digital (A/D) converter specified for a supply voltage range from 2.7V to 5.5V. It requires very little power, even when operating at the full data rate. At lower data rates, the high speed of the device enables it to spend most of its time in the power-down mode. For example, the average power dissipation is less than 0.2mW at a 10kHz data rate.
The ADS8326 offers excellent linearity and very low noise and distortion. It also features a synchronous serial (SPI/SSI-compatible) interface and a differential input. The reference voltage can be set to any level within the range of 0.1V to VDD.
Low power and small size make the ADS8326 ideal for portable and battery-operated systems. It is also a perfect fit for remote data-acquisition modules, simultaneous multichannel systems, and isolated data acquisition. The ADS8326 is available in either an MSOP-8 and an SON-8 package.
| Top documentation | Type | Title | Format options | Date |
|---|---|---|---|---|
| * | Data sheet | 16-Bit, High-Speed, 2.7V to 5V, microPower Sampling Analog-to-Digital Converter datasheet (Rev. C) | Sep 30, 2009 | |
| White paper | Voltage-reference impact on total harmonic distortion | Aug 1, 2016 | ||
| User guide | MSOP-8EVM and MSOP-8EVM-PDK User's Guide (Rev. A) | Feb 2, 2016 | ||
| E-book | Best of Baker's Best: Precision Data Converters -- SAR ADCs | May 21, 2015 | ||
| Analog design Journal | The IBIS model, Part 3: Using IBIS models to investigate signal-integrity issues | Jun 17, 2011 | ||
| Application note | Determining Minimum Acquisition Times for SAR ADCs, part 2 | Mar 17, 2011 | ||
| Application note | Determining Minimum Acquisition Times for SAR ADCs, part 1 (Rev. A) | Nov 10, 2010 |
For additional terms or required resources, click any title below to view the detail page where available.
The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.
| Package | Pins | CAD symbols, footprints & 3D models |
|---|---|---|
| VSSOP (DGK) | 8 | Ultra Librarian |
| VSON (DRB) | 8 | Ultra Librarian |
Recommended products may have parameters, evaluation modules or reference designs related to this TI product.
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.