Home Data converters Analog-to-digital converters (ADCs) Precision ADCs
Home
Data converters
Analog-to-digital converters (ADCs)
Precision ADCs

ADS1601

ACTIVE

16-Bit, 1.25MSPS, High Speed and High Precision Delta Sigma ADC

Order now
Data sheet

ADS1601

ACTIVE
Data sheet Order now

Product details

Resolution (Bits) 16 Sample rate (max) (ksps) 1250 Number of input channels 1 Interface type Serial Architecture Delta-Sigma Input type Differential Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4.6 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 330 Analog supply voltage (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 91 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.25
Resolution (Bits) 16 Sample rate (max) (ksps) 1250 Number of input channels 1 Interface type Serial Architecture Delta-Sigma Input type Differential Rating Catalog Reference mode External, Internal Input voltage range (max) (V) 4.6 Input voltage range (min) (V) 0 Operating temperature range (°C) -40 to 85 Power consumption (typ) (mW) 330 Analog supply voltage (min) (V) 4.75 Analog supply voltage (max) (V) 5.25 SNR (dB) 91 Digital supply (min) (V) 2.7 Digital supply (max) (V) 5.25
TQFP (PFB) 48 81 mm² (9 mm × 9 mm)
  • High Speed:
    • Data Rate: 1.25MSPS
    • Bandwidth: 615kHz
  • Outstanding Performance:
    • SNR: 92dB at fIN = 100kHz, –1dBFS
    • THD: –103dB at fIN = 100kHz, –6dBFS
    • SFDR: 105dB at fIN = 100kHz, –6dBFS
  • Ease-of-Use:
    • High-Speed 3-Wire Serial Interface
    • Directly Connects to TMS320 DSPs
    • On-Chip Digital Filter Simplifies Anti-Alias Requirements
    • Simple Pin-Driven Control—No On-Chip Registers to Program
    • Selectable On-Chip Voltage Reference
    • Simultaneous Sampling with Multiple ADS1601s
  • Low Power:
    • 330mW at 1.25MSPS
    • 145mW at 625kSPS
    • Power-Down Mode
  • High Speed:
    • Data Rate: 1.25MSPS
    • Bandwidth: 615kHz
  • Outstanding Performance:
    • SNR: 92dB at fIN = 100kHz, –1dBFS
    • THD: –103dB at fIN = 100kHz, –6dBFS
    • SFDR: 105dB at fIN = 100kHz, –6dBFS
  • Ease-of-Use:
    • High-Speed 3-Wire Serial Interface
    • Directly Connects to TMS320 DSPs
    • On-Chip Digital Filter Simplifies Anti-Alias Requirements
    • Simple Pin-Driven Control—No On-Chip Registers to Program
    • Selectable On-Chip Voltage Reference
    • Simultaneous Sampling with Multiple ADS1601s
  • Low Power:
    • 330mW at 1.25MSPS
    • 145mW at 625kSPS
    • Power-Down Mode

The ADS1601 is a high-speed, high-precision, delta-sigma analog-to-digital converter (ADC) manufactured on an advanced CMOS process. The ADS1601 oversampling topology reduces clock jitter sensitivity during the sampling of high-frequency, large amplitude signals by a factor of four over that achieved by Nyquist-rate ADCs. Consequently, signal-to-noise ratio (SNR) is particularly improved. Total harmonic distortion (THD) is –103dB, and the spurious-free dynamic range (SFDR) is 105dB

Optimized for power and performance, the ADS1601 dissipates only 330mW while providing a full-scale differential input range of ±0.94VREF. Having such a wide input range makes out-of-range signals uncommon. The OTR pin indicates if an analog input out-of-range condition does occur. The differential input signal is measured against the differential reference, which can be generated internally on the ADS1601 or supplied externally.

The ADS1601 uses an inherently stable advanced modulator with an on-chip decimation filter. The filter stop band extends to 19.3MHz, which greatly simplifies the anti-aliasing circuitry. The modulator samples the input signal up to 20MSPS, depending on fCLK, while the 16x decimation filter uses a series of four half-band FIR filter stages to provide 75dB of stop band attenuation and 0.001dB of passband ripple.

Output data is provided over a simple 3-wire serial interface at rates up to 1.25MSPS, with a –3dB bandwidth of 615kHz. The output data or its complementary format directly connects to DSPs such as TI’s TMS320 family, FPGAs, or ASICs. A dedicated synchronization pin enables simultaneous sampling with multiple ADS1601s in multi-channel systems. Power dissipation is set by an external resistor that allows a reduction in dissipation when operating at slower speeds. All of the ADS1601 features are controlled by dedicated I/O pins, which simplify operation by eliminating the need for on-chip registers.

The high performing, easy-to-use ADS1601 is especially suitable for demanding measurement applications in sonar, vibration analysis, and data acquisition. The ADS1601 is offered in a small, 7mm × 7mm TQFP-48 package and is specified from –40°C to +85°C.

The ADS1601 is a high-speed, high-precision, delta-sigma analog-to-digital converter (ADC) manufactured on an advanced CMOS process. The ADS1601 oversampling topology reduces clock jitter sensitivity during the sampling of high-frequency, large amplitude signals by a factor of four over that achieved by Nyquist-rate ADCs. Consequently, signal-to-noise ratio (SNR) is particularly improved. Total harmonic distortion (THD) is –103dB, and the spurious-free dynamic range (SFDR) is 105dB

Optimized for power and performance, the ADS1601 dissipates only 330mW while providing a full-scale differential input range of ±0.94VREF. Having such a wide input range makes out-of-range signals uncommon. The OTR pin indicates if an analog input out-of-range condition does occur. The differential input signal is measured against the differential reference, which can be generated internally on the ADS1601 or supplied externally.

The ADS1601 uses an inherently stable advanced modulator with an on-chip decimation filter. The filter stop band extends to 19.3MHz, which greatly simplifies the anti-aliasing circuitry. The modulator samples the input signal up to 20MSPS, depending on fCLK, while the 16x decimation filter uses a series of four half-band FIR filter stages to provide 75dB of stop band attenuation and 0.001dB of passband ripple.

Output data is provided over a simple 3-wire serial interface at rates up to 1.25MSPS, with a –3dB bandwidth of 615kHz. The output data or its complementary format directly connects to DSPs such as TI’s TMS320 family, FPGAs, or ASICs. A dedicated synchronization pin enables simultaneous sampling with multiple ADS1601s in multi-channel systems. Power dissipation is set by an external resistor that allows a reduction in dissipation when operating at slower speeds. All of the ADS1601 features are controlled by dedicated I/O pins, which simplify operation by eliminating the need for on-chip registers.

The high performing, easy-to-use ADS1601 is especially suitable for demanding measurement applications in sonar, vibration analysis, and data acquisition. The ADS1601 is offered in a small, 7mm × 7mm TQFP-48 package and is specified from –40°C to +85°C.
filter Find other Precision ADCs
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Pin-for-pin with same functionality to the compared device.
ADS1602 ACTIVE 16-Bit, 2.5MSPS Analog-to-Digital Converter Higher sample rate (2500 kSPS)

Technical documentation

No results found. Please clear your search and try again.
View all 6
Top documentation Type Title Format options Date
* Data sheet 16-Bit, 1.25MSPS Analog-to-Digital Converter datasheet (Rev. D) Oct 20, 2011
Application note Digital Filter Types in Delta-Sigma ADCs (Rev. A) PDF | HTML Mar 29, 2023
Application note ADS16xx Reference Options (Rev. A) PDF | HTML Mar 9, 2022
E-book Fundamentals of Precision ADC Noise Analysis (Rev. A) Jun 19, 2020
White paper Voltage-reference impact on total harmonic distortion Aug 1, 2016
E-book Best of Baker's Best: Precision Data Converters -- Delta-Sigma ADCs Mar 19, 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

ADS1601 IBIS Model (Rev. A)

SBAC048 (9 KB) - IBIS model
Supported products & hardware
Calculation tool

ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Supported products & hardware
Design tool

ADC-DAC-TO-VREF-SELECT-DESIGN-TOOL — The ADC-TO-VREF-SELECT tool enables the pairing of TI ADCs, DACs, and series voltage references.

The ADC-TO-VREF-SELECT tool enables the pairing of TI analog-to-digital converters (ADCs) and series voltage references. Users can select an ADC device and the desired reference voltage, and the tool will list up to two voltage reference recommendations.
Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
TQFP (PFB) 48 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos