Home Clocks & timing Clock generators
Home
Clocks & timing
Clock generators
NEW

LMK3C0105-Q1

ACTIVE

Automotive, 5 output reference-less clock generator with bulk acoustic wave (BAW)

Order now
Data sheet

LMK3C0105-Q1

ACTIVE
Data sheet Order now

Product details

Number of outputs 5 Output type LVCMOS Output frequency (max) (MHz) 200 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 105 Features I2C, One-Time Programmable (OTP) memory, Pin programmable, Serial interface Rating Automotive
Number of outputs 5 Output type LVCMOS Output frequency (max) (MHz) 200 Core supply voltage (V) 1.8, 2.5, 3.3 Output supply voltage (V) 1.8, 2.5, 3.3 Operating temperature range (°C) -40 to 105 Features I2C, One-Time Programmable (OTP) memory, Pin programmable, Serial interface Rating Automotive
VQFN (RGT) 16 9 mm² 3 x 3
  • AEC-Q100 Grade 2 qualified for automotive applications
  • Ambient Temperature: –40°C to 105°C
  • Functional Safety-Capable:
  • Integrated BAW resonator, no need for external reference
  • Flexible frequency generation:
    • 1.8V/2.5V/3.3V LVCMOS outputs supported up to 200MHz
    • Dual Fractional Output Dividers (FODs)
    • Up to three unique output frequencies from 2.5MHz to 200MHz
      • Example: OUTA/B/C/D/E = 25MHz
      • Example: OUTA/B = 100MHz, OUTC/D = 50MHz, OUTE = 25MHz
    • Generation of up to 5 LVCMOS clocks on OUTA through OUTE pins
  • Total output frequency stability: ±25ppm
  • 2 functional modes: I2C or preprogrammed OTP
  • Mixed SSC and non-SSC output support
  • Programmable SSC modulation depth
    • Preprogrammed: –0.1%, –0.25%, –0.3%, and –0.5% down spread
    • Register programmable: –0.1% to –3% down spread or ±0.05% to ±1.5% center spread
  • 1.8V to 3.3V supply voltage
  • Start-up time: <5ms
  • Output skew: <50ps (outputs from the same FOD)
  • Fail-safe input and VDD pins
  • AEC-Q100 Grade 2 qualified for automotive applications
  • Ambient Temperature: –40°C to 105°C
  • Functional Safety-Capable:
  • Integrated BAW resonator, no need for external reference
  • Flexible frequency generation:
    • 1.8V/2.5V/3.3V LVCMOS outputs supported up to 200MHz
    • Dual Fractional Output Dividers (FODs)
    • Up to three unique output frequencies from 2.5MHz to 200MHz
      • Example: OUTA/B/C/D/E = 25MHz
      • Example: OUTA/B = 100MHz, OUTC/D = 50MHz, OUTE = 25MHz
    • Generation of up to 5 LVCMOS clocks on OUTA through OUTE pins
  • Total output frequency stability: ±25ppm
  • 2 functional modes: I2C or preprogrammed OTP
  • Mixed SSC and non-SSC output support
  • Programmable SSC modulation depth
    • Preprogrammed: –0.1%, –0.25%, –0.3%, and –0.5% down spread
    • Register programmable: –0.1% to –3% down spread or ±0.05% to ±1.5% center spread
  • 1.8V to 3.3V supply voltage
  • Start-up time: <5ms
  • Output skew: <50ps (outputs from the same FOD)
  • Fail-safe input and VDD pins

The LMK3C0105-Q1 is a 5-output reference-less clock generator with SSC support. The device is based on TI proprietary Bulk Acoustic Wave (BAW) technology and provides ±25ppm clock outputs without any crystal or external clock reference. The device can provide 5 SSC clocks, 5 non-SSC clocks, or a mix of SSC and non-SSC clocks at the same time. Up to three different output frequencies can be generated across the five outputs. Each output channel can select either FOD as the frequency source to generate four LVCMOS clocks; the REF_CTRL pin functions as a fifth LVCMOS clock output, and can select either FOD as the source.

The device can be easily configured through either pins or the I2C interface. An external DC/DC can be used to power the device. Refer to Power Supply Recommendations for detailed guidelines on power supply filtering and sourcing from a DC/DC supply.

The LMK3C0105-Q1 is a 5-output reference-less clock generator with SSC support. The device is based on TI proprietary Bulk Acoustic Wave (BAW) technology and provides ±25ppm clock outputs without any crystal or external clock reference. The device can provide 5 SSC clocks, 5 non-SSC clocks, or a mix of SSC and non-SSC clocks at the same time. Up to three different output frequencies can be generated across the five outputs. Each output channel can select either FOD as the frequency source to generate four LVCMOS clocks; the REF_CTRL pin functions as a fifth LVCMOS clock output, and can select either FOD as the source.

The device can be easily configured through either pins or the I2C interface. An external DC/DC can be used to power the device. Refer to Power Supply Recommendations for detailed guidelines on power supply filtering and sourcing from a DC/DC supply.
filter Find other Clock generators
Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Top documentation Type Title Format options Date
* Data sheet LMK3C0105-Q1 Reference-less 5-LVCMOS-Output Programmable BAW Clock Generator datasheet (Rev. B) PDF | HTML 27 Oct 2025
Application note LMK3C0105-Q1 CISPR-25 and CISPR-32 EMI Report (Rev. A) PDF | HTML 06 Jun 2025
Application note Clocking Selection Guide for FPD-Link III and FPD-Link IV SerDes PDF | HTML 17 Apr 2025
Technical article 不只是石英：BAW 時脈如何重新定義 ADAS 與 IVI PDF | HTML 15 Apr 2025
Technical article 쿼츠의 한계를 넘어: BAW 클록이 ADAS 및 IVI 를 재정의하는 방법 PDF | HTML 11 Apr 2025
Technical article Beyond quartz: How BAW clocks are redefining ADAS and IVI PDF | HTML 09 Apr 2025

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Application software & framework

TICSPRO-SW — Texas Instruments Clocks and Synthesizers (TICS) Pro Software

Texas Instruments clocks and synthesizers (TICS) pro software is used to program the evaluation modules (EVMs) for product numbers with these prefixes: CDC, LMK and LMX. These products include phase-locked loops and voltage-controlled oscillators (PLL+VCO), synthesizers and clocking devices.
View Options
Design tool

PLLATINUMSIM-SW — PLL loop filter, phase noise, lock time, and spur simulation tool

PLLATINUMSIM-SW is a simulation tool that allows users to create detailed designs and simulations of our PLLatinum™ integrated circuits, which include the LMX series of phase-locked loops (PLLs) and synthesizers.

Supported products & hardware

Supported products & hardware
Download options
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins CAD symbols, footprints & 3D models
VQFN (RGT) 16 Ultra Librarian
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos