Product details

Function Clock buffer, Differential Additive RMS jitter (Typ) (fs) 38 Output frequency (Max) (MHz) 250 Number of outputs 4 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 50 Features 1:4 fanout, PCIe Gen 1-5 compliant, SMBus control, OE# control, Individual output enable control Operating temperature range (C) -40 to 105 Rating Catalog Output type LP-HCSL Input type LP-HCSL
Function Clock buffer, Differential Additive RMS jitter (Typ) (fs) 38 Output frequency (Max) (MHz) 250 Number of outputs 4 Output supply voltage (V) 3.3 Core supply voltage (V) 3.3 Output skew (ps) 50 Features 1:4 fanout, PCIe Gen 1-5 compliant, SMBus control, OE# control, Individual output enable control Operating temperature range (C) -40 to 105 Rating Catalog Output type LP-HCSL Input type LP-HCSL
VQFN (RHB) 32 25 mm² 5 x 5
  • 4 LP-HCSL outputs with programmable integrated 85-Ω (default) or 100-Ω differential output terminations
  • 4 hardware output enable (OE#) controls
  • Additive phase jitter after PCIE Gen5 filter: < 25 fs, RMS (maximum)
  • Additive phase jitter after DB2000Q filter: < 38 fs, RMS (maximum)
  • Supports PCIe Gen 4 and Gen 5 Common Clock (CC) and Individual Reference (IR) architectures
    • Spread spectrum-compatible
  • Output-to-output skew: < 50 ps
  • Input-to-output delay: < 3 ns
  • Fail-safe input

  • Programmable output slew rate control

  • 3 selectable SMBus addresses

  • 3.3-V core and IO supply voltages
  • Hardware-controlled low power mode (PD#)
  • Current consumption: 46 mA maximum
  • 5-mm × 5-mm, 32-pin VQFN package
  • 4 LP-HCSL outputs with programmable integrated 85-Ω (default) or 100-Ω differential output terminations
  • 4 hardware output enable (OE#) controls
  • Additive phase jitter after PCIE Gen5 filter: < 25 fs, RMS (maximum)
  • Additive phase jitter after DB2000Q filter: < 38 fs, RMS (maximum)
  • Supports PCIe Gen 4 and Gen 5 Common Clock (CC) and Individual Reference (IR) architectures
    • Spread spectrum-compatible
  • Output-to-output skew: < 50 ps
  • Input-to-output delay: < 3 ns
  • Fail-safe input

  • Programmable output slew rate control

  • 3 selectable SMBus addresses

  • 3.3-V core and IO supply voltages
  • Hardware-controlled low power mode (PD#)
  • Current consumption: 46 mA maximum
  • 5-mm × 5-mm, 32-pin VQFN package

The CDCDB400 is a 4-output LP-HCSL, DB800ZL-compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-5, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces in CC, SRNS, or SRIS architectures. The SMBus interface and four output enable pins allow the configuration and control of all four outputs individually. The CDCDB400 is a DB800ZL derivative buffer and meets or exceeds the system parameters in the DB800ZL specification. The device also meets or exceeds the parameters in the DB2000Q specification. The CDCDB400 is packaged in a 5-mm × 5-mm, 32-pin VQFN package.

The CDCDB400 is a 4-output LP-HCSL, DB800ZL-compliant, clock buffer capable of distributing the reference clock for PCIe Gen 1-5, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces in CC, SRNS, or SRIS architectures. The SMBus interface and four output enable pins allow the configuration and control of all four outputs individually. The CDCDB400 is a DB800ZL derivative buffer and meets or exceeds the system parameters in the DB800ZL specification. The device also meets or exceeds the parameters in the DB2000Q specification. The CDCDB400 is packaged in a 5-mm × 5-mm, 32-pin VQFN package.

Download

Similar products you might be interested in

open-in-new Compare products
Similar functionality to the compared device.
NEW CDCDB800 ACTIVE 8-output clock buffer for PCIe® Gen 1 to Gen 5 4 outputs vs 8 outputs
NEW CDCDB803 ACTIVE 8-output clock buffer for PCIe® Gen 1 to Gen 5 with selectable SMBus addresses 4 outputs vs 8 outputs and selectable SMBus addresses
LMK00334 ACTIVE 4-output PCIe® Gen1/Gen2/Gen3/Gen4/Gen5 clock buffer and level translator

Lower power, and invidual output enable and disable through SMBus

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet CDCDB400DB800ZL-Compliant 4-Output Clock Buffer for PCIe Gen 1 to Gen 5 datasheet 09 Nov 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

CDCDB800EVM — CDCDB800 evaluation module is an 8-output LP-HCSL clock buffer for PCIe® Gen 1 to Gen 5 application

CDCDB800 evaluation module is an 8-output LP-HCSL, DB800ZL compliant, clock buffer capable of distributing the reference clock for PCIe® Gen 1 to Gen 5 application, QuickPath Interconnect (QPI), UPI, SAS, and SATA interfaces. The SMBus interface and eight outputs enable pins to allow the (...)
In stock
Limit: 2
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
VQFN (RHB) 32 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos