LMK60E0-156M

ACTIVE

High-Performance Low Jitter Standard Oscillator - 156M25

Top
High-Performance Low Jitter Standard Oscillator - 156M25

LMK60E0-156M

ACTIVE

Product details

Parameters

Features Standard, 7x5mm Output frequency (Max) (MHz) 156.25 Output level LVPECL Jitter (ps) 0.15 Stability (ppm) 25 Core supply voltage (V) 3.3 Operating temperature range (C) -40 to 85 open-in-new Find other Oscillators

Package | Pins | Size

QFM (SIA) 6 open-in-new Find other Oscillators

Features

  • Low Noise, High Performance
    • Jitter: 150 fs RMS Typical Fout > 100 MHz
    • PSRR: –60 dBc, Robust Supply Noise Immunity
  • Supported Output Format
    • LVPECL, LVDS and HCSL up to 400 MHz
  • Total Frequency Tolerance of ±50 ppm (LMK60X2) and ±25 ppm (LMK60X0)
  • 3.3-V Operating Voltage
  • Industrial Temperature Range (–40ºC to +85ºC)
  • 7-mm × 5-mm 6-pin Package That is Pin-Compatible With Industry Standard 7050 XO Package

All trademarks are the property of their respective owners.

open-in-new Find other Oscillators

Description

The LMK60EX is a family of low jitter oscillators that generate a commonly used reference clock. The device is pre-programmed in factory to support any reference clock frequency; supported output formats are LVPECL, LVDS, and HCSL up to 400 MHz. Internal power conditioning provide excellent power supply ripple rejection (PSRR), reducing the cost and complexity of the power delivery network. The device operates from a single 3.3-V ±5% supply.

open-in-new Find other Oscillators
Download

Technical documentation

= Top documentation for this product selected by TI
No results found. Please clear your search and try again. View all 3
Type Title Date
* Datasheet LMK60XX High Performance Low Jitter Oscillator datasheet (Rev. C) Nov. 30, 2017
User guide LMK60XXEVM, LMK62XXEVM User's Guide (Rev. A) Feb. 09, 2017
Technical articles How to select an optimal clocking solution for your FPGA-based design Dec. 09, 2015

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tools & simulation

SIMULATION TOOL Download
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Features
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)

CAD/CAE symbols

Package Pins Download
QFM (SIA) 6 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos