Home Clocks & timing Clock buffers
Home
Clocks & timing
Clock buffers

CDCLVP215

ACTIVE

Dual 1:5 high speed LVPECL fan out buffer

Order now
Data sheet

CDCLVP215

ACTIVE
Data sheet Order now

Product details

Function Differential Additive RMS jitter (typ) (fs) 300 Output frequency (max) (MHz) 3500 Number of outputs 10 Output supply voltage (V) 2.5, 3.3 Core supply voltage (V) 2.5, 3.3 Output skew (ps) 30 Features 1:5 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVPECL Input type LVPECL
Function Differential Additive RMS jitter (typ) (fs) 300 Output frequency (max) (MHz) 3500 Number of outputs 10 Output supply voltage (V) 2.5, 3.3 Core supply voltage (V) 2.5, 3.3 Output skew (ps) 30 Features 1:5 fanout Operating temperature range (°C) -40 to 85 Rating Catalog Output type LVPECL Input type LVPECL
VQFN (RHB) 32 25 mm² 5 x 5
  • 2× One Differential Clock Input Pair LVPECL to 5 Differential LVPECL Clock Outputs
  • Fully Compatible With LVPECL/LVECL
  • Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
  • Open Input Default State
  • Low-Output Skew (Typ 15 ps) for Clock-Distribution Applications
  • VBB Reference Voltage Output for Single-Ended Clocking
  • Available in the QFN32 Package
  • Frequency Range From DC to 3.5 GHz
  • Pin-to-Pin Compatible With the MC100 Series EP111, LVEP210, ES6111, LVEP111
  • APPLICATIONS
    • Designed for Driving 50- Transmission Lines High Performance Clock Distribution
  • 2× One Differential Clock Input Pair LVPECL to 5 Differential LVPECL Clock Outputs
  • Fully Compatible With LVPECL/LVECL
  • Supports a Wide Supply Voltage Range From 2.375 V to 3.8 V
  • Open Input Default State
  • Low-Output Skew (Typ 15 ps) for Clock-Distribution Applications
  • VBB Reference Voltage Output for Single-Ended Clocking
  • Available in the QFN32 Package
  • Frequency Range From DC to 3.5 GHz
  • Pin-to-Pin Compatible With the MC100 Series EP111, LVEP210, ES6111, LVEP111
  • APPLICATIONS
    • Designed for Driving 50- Transmission Lines High Performance Clock Distribution

The CDCLVP215 clock driver distributes two times one differential clock pair of LVPECL, (CLKA, CLKB) to 5 pairs of differential LVPECL clock (QA0..QA4, QB0..QB4) outputs with minimum skew for clock distribution. The CDCLVP215 specifies low output-to-output skew. The CDCLVP215 is specifically designed for driving 50- transmission lines. When an output pair is not used, leaving it open is recommended to reduce power consumption. If only one of the output pairs is used, the other output pair must be identically terminated to 50 .

The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLKA or CLKB and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP215 is characterized for operation from –40°C to 85°C.

The CDCLVP215 clock driver distributes two times one differential clock pair of LVPECL, (CLKA, CLKB) to 5 pairs of differential LVPECL clock (QA0..QA4, QB0..QB4) outputs with minimum skew for clock distribution. The CDCLVP215 specifies low output-to-output skew. The CDCLVP215 is specifically designed for driving 50- transmission lines. When an output pair is not used, leaving it open is recommended to reduce power consumption. If only one of the output pairs is used, the other output pair must be identically terminated to 50 .

The VBB reference voltage output is used if single-ended input operation is required. In this case, the VBB pin should be connected to CLKA or CLKB and bypassed to GND via a 10-nF capacitor.

However, for high-speed performance up to 3.5 GHz, the differential mode is strongly recommended.

The CDCLVP215 is characterized for operation from –40°C to 85°C.
open-in-new Find other Clock buffers
Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
LMK00301 ACTIVE 3-GHz, 10-output differential fanout buffer / level translator Ultra low additive jitter,1:10 universal differential buffer that can support LVPECL

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 1
Type Title Date
* Data sheet Low-Voltage Dual Differential 1:5 LVPECL Clock Driver datasheet (Rev. B) 02 Nov 2009

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Design tool

CLOCK-TREE-ARCHITECT — Clock tree architect programming software

Clock tree architect is a clock tree synthesis tool that streamlines your design process by generating clock tree solutions based on your system requirements. The tool pulls data from an extensive database of clocking products to generate a system-level multi-chip clocking solution.
Design now
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Request
Package Pins Download
VQFN (RHB) 32 View options
TI's Standard Terms and Conditions for Evaluation Items apply.

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

View all forum topics

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos