CDCLVC1102 Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer | TI.com

CDCLVC1102
ACTIVE
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer

Low Jitter, 1:2 LVCMOS Fan-out Clock Buffer - CDCLVC1102
Datasheet
CDCLVC11xx 3.3-V and 2.5-V LVCMOS High-Performance Clock Buffer Family datasheet (Rev. B)
 

Recommended alternative parts

  • LMK00105  - The device has the SAME FUNCTIONALITY as the compared device, but is not pin-for-pin equivalent and may not be parametrically equivalent.   Ultra low additive jitter,1:5 LVCMOS Buffers/Level translator
  • CDCV304  - The device has SIMILAR FUNCTIONALITY but is not functionally equivalent to the compared device.   1:4 LVCMOS Buffer up to 200MHz

Description

The CDCLVC11xx is a modular, high-performance, low-skew, general-purpose clock buffer family from Texas Instruments.

The entire family is designed with a modular approach in mind. It is intended to round up TI’s series of LVCMOS clock generators.

Seven different fan-out variations, 1:2 to 1:12, are available. All of the devices are pin-compatible to each other for easy handling.

All family members share the same high performing characteristics such as low additive jitter, low skew, and wide operating temperature range.

The CDCLVC11xx supports an asynchronous output enable control (1G) which switches the outputs into a low state when 1G is low.

The CDCLVC11xx family operates in a 2.5-V and
3.3-V environment and are characterized for operation from –40°C to 85°C.

Features

  • High-Performance 1:2, 1:3, 1:4, 1:6, 1:8, 1:10, 1:12 LVCMOS Clock Buffer Family
  • Very Low Pin-to-Pin Skew < 50 ps
  • Very Low Additive Jitter < 100 fs
  • Supply Voltage: 3.3 V or 2.5 V
  • fmax = 250 MHz for 3.3 V
    fmax = 180 MHz for 2.5 V
  • Operating Temperature Range: –40°C to 85°C
  • Available in 8-, 14-, 16-, 20-, 24-Pin TSSOP Package (All Pin-Compatible)

All trademarks are the property of their respective owners.

Design with CDCLVC1102

Frequency Number of Outputs
 MHz
Output Format

What are TI Design tools?

Parametrics

Compare all products in Clock buffers Email Download to Excel
Part number Order Function Additive RMS jitter (Typ) (fs) Output frequency (Max) (MHz) Number of outputs VCC out (V) VCC core (V) Output skew (ps) Features Operating temperature range (C) Rating Output type Package Group Package size: mm2:W x L (PKG) Input type
CDCLVC1102 Order now Single-ended     70     250     2     2.5
3.3    		 2.5
3.3    		 50     1:2 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 8     8TSSOP: 19 mm2: 6.4 x 3 (TSSOP | 8)     LVCMOS    
CDCLVC1103 Order now Single-ended     70     250     3     2.5
3.3    		 2.5
3.3    		 50     1:3 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 8     8TSSOP: 19 mm2: 6.4 x 3 (TSSOP | 8)     LVCMOS    
CDCLVC1104 Order now Single-ended     70     250     4     2.5
3.3    		 2.5
3.3    		 50     1:4 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 8     8TSSOP: 19 mm2: 6.4 x 3 (TSSOP | 8)     LVCMOS    
CDCLVC1106 Order now Single-ended     70     250     6     2.5
3.3    		 2.5
3.3    		 50     1:6 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 14     14TSSOP: 32 mm2: 6.4 x 5 (TSSOP | 14)     LVCMOS    
CDCLVC1108 Order now Single-ended     70     250     8     2.5
3.3    		 2.5
3.3    		 50     1:8 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 16     16TSSOP: 22 mm2: 4.4 x 5 (TSSOP | 16)     LVCMOS    
CDCLVC1110 Order now Single-ended     70     250     10     2.5
3.3    		 2.5
3.3    		 50     1:10 fanout
Output enable control    		 -40 to 85     Catalog     LVCMOS     TSSOP | 20     20TSSOP: 42 mm2: 6.4 x 6.5 (TSSOP | 20)     LVCMOS    
CDCLVC1112 Order now Single-ended     70     250     12     2.5
3.3