Produktdetails

Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
Sample rate (max) (Msps) 105 Resolution (Bits) 14 Number of input channels 1 Interface type Parallel CMOS Analog input BW (MHz) 570 Features High Performance Rating Space Peak-to-peak input voltage range (V) 2.2 Power consumption (typ) (mW) 1900 Architecture Pipeline SNR (dB) 72.4 ENOB (Bits) 11.7 SFDR (dB) 82.6 Operating temperature range (°C) -55 to 125 Input buffer No
CFP (HFG) 52 363.474225 mm² (0 mm × 0 mm)
  • 14-Bit Resolution
  • 105-MSPS Maximum Sample Rate
  • SNR = 70 dBc at 105 MSPS and 50 MHz IF
  • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
  • 2.2-VPP Differential Input Range
  • 5-V Supply Operation
  • 3.3-V CMOS Compatible Outputs
  • 2.3-W Total Power Dissipation
  • 2s Complement Output Format
  • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
  • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
  • Military Temperature Range
    ( –55°C to 125°C Tcase)
  • QML-V Qualified, SMD 5962-07206
  • Engineering Evaluation (/EM) Samples are Available(1)
  • APPLICATIONS
    • Single and Multichannel Digital Receivers
    • Base Station Infrastructure
    • Instrumentation
    • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    • 14-Bit Resolution
    • 105-MSPS Maximum Sample Rate
    • SNR = 70 dBc at 105 MSPS and 50 MHz IF
    • SFDR = 78 dBc at 105 MSPS and 50 MHz IF
    • 2.2-VPP Differential Input Range
    • 5-V Supply Operation
    • 3.3-V CMOS Compatible Outputs
    • 2.3-W Total Power Dissipation
    • 2s Complement Output Format
    • On-Chip Input Analog Buffer, Track and Hold, and Reference Circuit
    • 52-Pin Ceramic Nonconductive Tie-Bar Package (HFG)
    • Military Temperature Range
      ( –55°C to 125°C Tcase)
    • QML-V Qualified, SMD 5962-07206
    • Engineering Evaluation (/EM) Samples are Available(1)
    • APPLICATIONS
      • Single and Multichannel Digital Receivers
      • Base Station Infrastructure
      • Instrumentation
      • Video and Imaging
  • APPLICATIONS
    • Clocking: CDC7005
    • Amplifiers: OPA695, THS4509
  • (1) These units are intended for engineering evaluation only. They are processed to a non-compliant flow (e.g. No Burn-In, etc.) and are tested to a temperature rating of 25°C only. These units are not suitable for qualification, production, radiation testing or flight use. Parts are not warranted for performance over the full MIL specified temperature range of –55°C to 125°C or operating life.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    The ADS5424 is a 14-bit, 105-MSPS analog-to-digital converter (ADC) that operates from a 5-V supply, while providing 3.3-V CMOS compatible digital outputs. The ADS5424 input buffer isolates the internal switching of the on-chip track and hold (T&H) from disturbing the signal source. An internal reference generator is also provided to further simplify the system design. The ADS5424 has outstanding low noise and linearity, over input frequency. With only a 2.2-VPP input range, ADS5424 simplifies the design of multicarrier applications, where the carriers are selected on the digital domain.

    The ADS5424 is available in a 52-pin ceramic nonconductive tie-bar package (HFG). The ADS5424 is built on state of the art Texas Instruments complementary bipolar process (BiCom3) and is specified over full military temperature range (–55°C to 125°C Tcase)

    This CQFP package has built-in vias that electrically and thermally connect the bottom of the die to a pad on the bottom of the package. To efficiently remove heat and provide a low-impedance ground path, a thermal land is required on the surface of the PCB directly underneath the body of the package. During normal surface mount flow solder operations, the heat pad on the underside of the package is soldered to this thermal land creating an efficient thermal path. Normally, the PCB thermal land has a number of thermal vias within it that provide a thermal path to internal copper areas (or to the opposite side of the PCB) that provide for more efficient heat removal. TI typically recommends a 16-mm2 board-mount thermal pad. This allows maximum area for thermal dissipation, while keeping leads away from the pad area to prevent solder bridging. A sufficient quantity of thermal/electrical vias must be included to keep the device within recommended operating conditions. This pad must be electrically at ground potential.

    Herunterladen Video mit Transkript ansehen Video

    Technische Dokumentation

    Keine Ergebnisse gefunden. Bitte geben Sie einen anderen Begriff ein und versuchen Sie es erneut.
    Alle anzeigen 13
    Top-Dokumentation Typ Titel Format-Optionen Neueste englische Version herunterladen Datum
    * Datenblatt Class V, 14 Bit, 105 MSPS Analog-to-Digital Converter datasheet (Rev. D) 16.09.2013
    * Strahlungs- und Zuverlässigkeitsbericht ADS5424-SP Radiation Report 05.12.2016
    * Strahlungs- und Zuverlässigkeitsbericht ADS5424 SEE Report 26.03.2015
    * SMD ADS5424-SP SMD 5962-07206 08.07.2016
    Auswahlhilfe TI Space Products (Rev. L) 27.03.2026
    Application brief DLA Approved Optimizations for QML Products (Rev. C) PDF | HTML 17.06.2025
    Anwendungshinweis Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. B) PDF | HTML 10.06.2025
    Weitere Dokumente TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. B) 20.02.2025
    Anwendungshinweis Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 19.10.2022
    Anwendungshinweis Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 10.09.2010
    Anwendungshinweis Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 28.04.2009
    Anwendungshinweis CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08.06.2008
    Anwendungshinweis Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02.06.2008

    Design und Entwicklung

    Weitere Bedingungen oder erforderliche Ressourcen enthält gegebenenfalls die Detailseite, die Sie durch Klicken auf einen der unten stehenden Titel erreichen.

    Simulationsmodell

    ADS5424-SP IBIS MDOEL

    SLAM281.ZIP (15 KB) - IBIS-Modell
    Unterstützte Produkte und Hardware
    Berechnungstool

    ANALOG-ENGINEER-CALC — PC software analog engineer's calculator

    Der Rechner für Analogtechniker beschleunigt viele der sich wiederholenden Berechnungen, die Entwickler von analogen Schaltungsdesigns regelmäßig durchführen müssen. Dieses PC-basierte Tool bietet eine grafische Schnittstelle mit einer Liste verschiedener gebräuchlicher Berechnungen. Das Spektrum (...)

    Unterstützte Produkte und Hardware
    Gehäuse Pins CAD-Symbole, Footprints und 3D-Modelle
    CFP (HFG) 52 Ultra Librarian

    Bestellen & Qualität

    Support und Schulungen

    TI E2E™-Foren mit technischem Support von TI-Ingenieuren

    Inhalte werden ohne Gewähr von TI und der Community bereitgestellt. Sie stellen keine Spezifikationen von TI dar. Siehe Nutzungsbedingungen.

    Bei Fragen zu den Themen Qualität, Gehäuse oder Bestellung von TI-Produkten siehe TI-Support. ​​​​​​​​​​​​​​

    Videos