ADS5553

ACTIVO

Convertidor analógico a digital (ADC) de dos canales, 14 bits y 65 MSPS

Detalles del producto

Sample rate (max) (Msps) 65 Resolution (Bits) 14 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 725 Architecture Pipeline SNR (dB) 74.4 ENOB (Bits) 11.9 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
Sample rate (max) (Msps) 65 Resolution (Bits) 14 Number of input channels 2 Interface type Parallel CMOS Analog input BW (MHz) 750 Features High Performance Rating Catalog Peak-to-peak input voltage range (V) 2.3 Power consumption (typ) (mW) 725 Architecture Pipeline SNR (dB) 74.4 ENOB (Bits) 11.9 SFDR (dB) 85 Operating temperature range (°C) -40 to 85 Input buffer No
HTQFP (PFP) 80 196 mm² 14 x 14
  • Dual ADC
  • 14 Bit Resolution
  • 65 MSPS Sample Rate
  • High SNR = 74 dBFs at 70 MHz fIN
  • High SFDR = 84 dBc at 70 MHz fIN
  • 2.3 VPP Differential Input Voltage
  • Internal / External Voltage Reference
  • 3.3 V Single-Supply Voltage
  • Analog Power Dissipation = 0.72 W
  • Output Supply Power Dissipation = 0.17 W
  • 80 Lead PowerPad™ TQFP Package
  • Two’s Complement Output Format
  • APPLICATIONS
    • Communication Receivers
    • Base Station Infrastructure
    • Test and Measurement Instrumentation

PowerPAD and CommsADC are trademarks of Texas Instruments.

  • Dual ADC
  • 14 Bit Resolution
  • 65 MSPS Sample Rate
  • High SNR = 74 dBFs at 70 MHz fIN
  • High SFDR = 84 dBc at 70 MHz fIN
  • 2.3 VPP Differential Input Voltage
  • Internal / External Voltage Reference
  • 3.3 V Single-Supply Voltage
  • Analog Power Dissipation = 0.72 W
  • Output Supply Power Dissipation = 0.17 W
  • 80 Lead PowerPad™ TQFP Package
  • Two’s Complement Output Format
  • APPLICATIONS
    • Communication Receivers
    • Base Station Infrastructure
    • Test and Measurement Instrumentation

PowerPAD and CommsADC are trademarks of Texas Instruments.

The ADS5553 is a high-performance, dual channel, 14 bit, 65 MSPS analog-to-digital converter (ADC). To provide a complete solution, each channel includes a high-bandwidth linear sample-and-hold stage (S& H) and an internal reference. Designed for applications demanding high dynamic performance in a small space, the ADS5553 has excellent power consumption of 0.9 W at 3.3 V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements, yet an external reference can be used optionally to suit the accuracy and low drift requirements of the application. The outputs are parallel CMOS compatible.

The ADS5553 is available in a 80 lead TQFP PowerPAD package and is specified over the full temperature range of -40°C to 85°C.

The ADS5553 is a high-performance, dual channel, 14 bit, 65 MSPS analog-to-digital converter (ADC). To provide a complete solution, each channel includes a high-bandwidth linear sample-and-hold stage (S& H) and an internal reference. Designed for applications demanding high dynamic performance in a small space, the ADS5553 has excellent power consumption of 0.9 W at 3.3 V single-supply voltage. This allows an even higher system integration density. The provided internal reference simplifies system design requirements, yet an external reference can be used optionally to suit the accuracy and low drift requirements of the application. The outputs are parallel CMOS compatible.

The ADS5553 is available in a 80 lead TQFP PowerPAD package and is specified over the full temperature range of -40°C to 85°C.

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 9
Documentación principal Tipo Título Opciones de formato Fecha
* Data sheet Dual 14 Bit, 65 MSPS ADC datasheet 21 feb 2005
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22 may 2015
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19 jul 2013
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) 10 sep 2010
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio 28 abr 2009
Application note CDCE62005 as Clock Solution for High-Speed ADCs 04 sep 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08 jun 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02 jun 2008
Analog Design Journal Clocking High-Speed Data Converters 18 ene 2005

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Soporte de software

HSADC-SPI-UTILITY ADS5400 EVM GUI

Productos y hardware compatibles

Productos y hardware compatibles

Modelo de simulación

ADS55xx IBIS Model (Rev. C)

SBAC028C.ZIP (343 KB) - IBIS Model
Herramienta de cálculo

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Productos y hardware compatibles

Productos y hardware compatibles

Herramienta de cálculo

JITTER-SNR-CALC Jitter and SNR calculator

JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.

Productos y hardware compatibles

Productos y hardware compatibles

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® para TI es un entorno de diseño y simulación que ayuda a evaluar la funcionalidad de los circuitos analógicos. Esta completa suite de diseño y simulación utiliza un motor de análisis analógico de Cadence®. Disponible sin ningún costo, PSpice para TI incluye una de las bibliotecas de modelos (...)
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
HTQFP (PFP) 80 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL)/reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos