ADS41B25

ACTIVO

Convertidor analógico a digital (ADC) de 12 bits y 125 MSPS

Detalles del producto

Sample rate (max) (Msps) 125 Resolution (Bits) 12 Number of input channels 1 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 800 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 310 Architecture Pipeline SNR (dB) 68.8 ENOB (Bits) 11.1 SFDR (dB) 89 Operating temperature range (°C) -40 to 85 Input buffer Yes
Sample rate (max) (Msps) 125 Resolution (Bits) 12 Number of input channels 1 Interface type DDR LVDS, Parallel CMOS Analog input BW (MHz) 800 Features Low Power Rating Catalog Peak-to-peak input voltage range (V) 1.5 Power consumption (typ) (mW) 310 Architecture Pipeline SNR (dB) 68.8 ENOB (Bits) 11.1 SFDR (dB) 89 Operating temperature range (°C) -40 to 85 Input buffer Yes
VQFN (RGZ) 48 49 mm² 7 x 7
  • Resolution: 12-Bit, 125MSPS
  • Integrated High-Impedance
    Analog Input Buffer:
    • Input Capacitance at dc: 3.5pF
    • Input Resistance at dc: 10kΩ
  • Maximum Sample Rate: 125MSPS
  • Ultralow Power:
    • 1.8V Analog Power: 114mW
    • 3.3V Buffer Power: 96mW
    • I/O Power: 100mW (DDR LVDS)
  • High Dynamic Performance:
    • SNR: 68.3dBFS at 170MHz
    • SFDR: 87dBc at 170MHz
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω Termination
      • 2x Strength: 50Ω Termination
    • 1.8V Parallel CMOS Interface Also Supported
  • Programmable Gain for SNR/SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-48 (7mm × 7mm)

PowerPAD is a trademark of Texas Instruments, Incorporated.
All other trademarks are the property of their respective owners.

  • Resolution: 12-Bit, 125MSPS
  • Integrated High-Impedance
    Analog Input Buffer:
    • Input Capacitance at dc: 3.5pF
    • Input Resistance at dc: 10kΩ
  • Maximum Sample Rate: 125MSPS
  • Ultralow Power:
    • 1.8V Analog Power: 114mW
    • 3.3V Buffer Power: 96mW
    • I/O Power: 100mW (DDR LVDS)
  • High Dynamic Performance:
    • SNR: 68.3dBFS at 170MHz
    • SFDR: 87dBc at 170MHz
  • Output Interface:
    • Double Data Rate (DDR) LVDS with Programmable Swing and Strength:
      • Standard Swing: 350mV
      • Low Swing: 200mV
      • Default Strength: 100Ω Termination
      • 2x Strength: 50Ω Termination
    • 1.8V Parallel CMOS Interface Also Supported
  • Programmable Gain for SNR/SFDR Trade-Off
  • DC Offset Correction
  • Supports Low Input Clock Amplitude
  • Package: QFN-48 (7mm × 7mm)

PowerPAD is a trademark of Texas Instruments, Incorporated.
All other trademarks are the property of their respective owners.

The ADS41B25 is a member of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. This device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with the benefits of constant performance and input impedance across a wide frequency range. The device is well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.

The ADS41B25 has features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.

The device supports both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The device has a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.

The device is available in a compact QFN-48 package and is specified over the industrial temperature range (–40°C to +85°C).

The ADS41B25 is a member of the ultralow-power ADS4xxx analog-to-digital converter (ADC) family, featuring integrated analog input buffers. This device uses innovative design techniques to achieve high dynamic performance, while consuming extremely low power. The analog input pins have buffers, with the benefits of constant performance and input impedance across a wide frequency range. The device is well-suited for multi-carrier, wide bandwidth communications applications such as PA linearization.

The ADS41B25 has features such as digital gain and offset correction. The gain option can be used to improve SFDR performance at lower full-scale input ranges, especially at high input frequencies. The integrated dc offset correction loop can be used to estimate and cancel the ADC offset. At lower sampling rates, the ADC automatically operates at scaled-down power with no loss in performance.

The device supports both double data rate (DDR) low-voltage differential signaling (LVDS) and parallel CMOS digital output interfaces. The low data rate of the DDR LVDS interface (maximum 500MBPS) makes it possible to use low-cost field-programmable gate array (FPGA)-based receivers. The device has a low-swing LVDS mode that can be used to further reduce the power consumption. The strength of the LVDS output buffers can also be increased to support 50Ω differential termination.

The device is available in a compact QFN-48 package and is specified over the industrial temperature range (–40°C to +85°C).

Descargar Ver vídeo con transcripción Video

Documentación técnica

star =Principal documentación para este producto seleccionada por TI
No se encontraron resultados. Borre su búsqueda y vuelva a intentarlo.
Ver todo 10
Documentación principal Tipo Título Opciones de formato Fecha
* Data sheet 12-Bit, 125MSPS Ultra-Low Power ADC with Analog Buffer datasheet 22 jun 2011
Application note Design Considerations for Avoiding Timing Errors during High-Speed ADC, LVDS Dat (Rev. A) 22 may 2015
Application note Why Use Oversampling when Undersampling Can Do the Job? (Rev. A) 19 jul 2013
User guide Interfacing Altera FPGAs to ADS4249 and DAC3482 (TIDA-00069 Reference Guide) 10 jul 2012
Application note Band-Pass Filter Design Techniques for High-Speed ADCs 27 feb 2012
Application note High-Speed, Analog-to-Digital Converter Basics 11 ene 2012
Application note CDCE62005 as Clock Solution for High-Speed ADCs 04 sep 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters 08 jun 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 02 jun 2008
Application note QFN Layout Guidelines 28 jul 2006

Diseño y desarrollo

Para conocer los términos adicionales o los recursos necesarios, haga clic en cualquier título de abajo para ver la página de detalles cuando esté disponible.

Placa de evaluación

ADS41B25EVM — Módulo de evaluación del convertidor analógico a digital ADS41B25 de 12 bits y 125 MSPS

The ADS41B25EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments‘ ADS41B25 device, an extremely low power 12-bit 125 MSPS analog to digital converter with integrated high-impedance input buffer. The ADC features a configurable parallel DDR LVDS or CMOS (...)

Guía del usuario: PDF | HTML
Placa de evaluación

TSW3085EVM — Placa de evaluación de cadena de señal de transmisión de banda ancha y diseño de referencia

The TSW3085 Evalutaion Module is a circuit board that allows system designers to evaluate the combined performance of Texas Instruments' transmit signal chain with the LMK04806B (formally National Semiconductor) low noise clock generator/jitter cleaner. For ease of use as a complete RF transmit (...)

Guía del usuario: PDF
GUI para el módulo de evaluación (EVM)

DATACONVERTERPRO-SW High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

Productos y hardware compatibles

Productos y hardware compatibles

GUI para el módulo de evaluación (EVM)

SLAC384 ADS41xx SPI GUI rev1.6

Productos y hardware compatibles

Productos y hardware compatibles

Soporte de software

SBAC120 TIGAR Support Files

Productos y hardware compatibles

Productos y hardware compatibles

Modelo de simulación

ADS414x, ADS412x, ADS58B1x, IBIS MODEL (Rev. A)

SBAM091A.ZIP (318 KB) - IBIS Model
Lista de materiales (BOM)

ADS41xx EVM BOM, Schematic, and PCB

SLAR048.ZIP (2222 KB)
Herramienta de cálculo

ANALOG-ENGINEER-CALC PC software analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)

Productos y hardware compatibles

Productos y hardware compatibles

Herramienta de diseño

SBAC119 TIGAR (Texas Instruments Graphical Evaluation of ADC Response Tool)

Productos y hardware compatibles

Productos y hardware compatibles

Herramienta de simulación

PSPICE-FOR-TI — PSpice® para herramienta de diseño y simulación de TI

PSpice® para TI es un entorno de diseño y simulación que ayuda a evaluar la funcionalidad de los circuitos analógicos. Esta completa suite de diseño y simulación utiliza un motor de análisis analógico de Cadence®. Disponible sin ningún costo, PSpice para TI incluye una de las bibliotecas de modelos (...)
Encapsulado Pines Símbolos CAD, huellas y modelos 3D
VQFN (RGZ) 48 Ultra Librarian

Pedidos y calidad

Información incluida:
  • RoHS
  • REACH
  • Marcado del dispositivo
  • Acabado de plomo/material de la bola
  • Clasificación de nivel de sensibilidad a la humedad (MSL)/reflujo máximo
  • Estimaciones de tiempo medio entre fallas (MTBF)/fallas en el tiempo (FIT)
  • Contenido del material
  • Resumen de calificaciones
  • Monitoreo continuo de confiabilidad
Información incluida:
  • Lugar de fabricación
  • Lugar de ensamblaje

Los productos recomendados pueden tener parámetros, módulos de evaluación o diseños de referencia relacionados con este producto de TI.

Soporte y capacitación

Foros de TI E2E™ con asistencia técnica de los ingenieros de TI

El contenido lo proporcionan “tal como está” TI y los colaboradores de la comunidad y no constituye especificaciones de TI. Consulte los términos de uso.

Si tiene alguna pregunta sobre calidad, encapsulados o pedido de productos de TI, consulte el servicio de asistencia de TI. ​​​​​​​​​​​​​​

Videos