Product details

Resolution (Bits) 16 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 1000 Features Ultra High Speed Rating Catalog Interpolation 1x, 2x, 4x Power consumption (typ) (mW) 800 SFDR (dB) 81 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Int
Resolution (Bits) 16 Number of DAC channels 1 Interface type Parallel LVDS Sample/update rate (Msps) 1000 Features Ultra High Speed Rating Catalog Interpolation 1x, 2x, 4x Power consumption (typ) (mW) 800 SFDR (dB) 81 Architecture Current Sink Operating temperature range (°C) -40 to 85 Reference type Int
VQFN (RGC) 64 81 mm² (9 mm × 9 mm)
  • 16-Bit Digital-to-Analog Converter (DAC)
  • 1.0 GSPS Update Rate
  • 16-Bit Wideband Input LVDS Data Bus
    • 8 Sample Input FIFO
  • High Performance
    • 73-dBc ACLR WCDMA TM1 at 180 MHz
  • 2x to 32x Clock Multiplying PLL/VCO
  • 2x or 4x Interpolation Filters
    • Stopband Transition 0.4–0.6 Fdata
    • Filters Configurable in Either Low-Pass or
      High-Pass Mode
      • Allows Selection of Higher Order Image
  • On-Chip 1.2-V Reference
  • 2 to 20-mA Differential Scalable Output
  • 64-Pin 9-mm × 9-mm VQFN Package
  • APPLICATIONS
    • Cellular Base Stations
    • Broadband Wireless Access (BWA)
    • WiMAX 802.16
    • Fixed Wireless Backhaul
    • Cable Modem Termination System (CMTS)

All other trademarks are the property of their respective owners

  • 16-Bit Digital-to-Analog Converter (DAC)
  • 1.0 GSPS Update Rate
  • 16-Bit Wideband Input LVDS Data Bus
    • 8 Sample Input FIFO
  • High Performance
    • 73-dBc ACLR WCDMA TM1 at 180 MHz
  • 2x to 32x Clock Multiplying PLL/VCO
  • 2x or 4x Interpolation Filters
    • Stopband Transition 0.4–0.6 Fdata
    • Filters Configurable in Either Low-Pass or
      High-Pass Mode
      • Allows Selection of Higher Order Image
  • On-Chip 1.2-V Reference
  • 2 to 20-mA Differential Scalable Output
  • 64-Pin 9-mm × 9-mm VQFN Package
  • APPLICATIONS
    • Cellular Base Stations
    • Broadband Wireless Access (BWA)
    • WiMAX 802.16
    • Fixed Wireless Backhaul
    • Cable Modem Termination System (CMTS)

All other trademarks are the property of their respective owners

The DAC5681Z is a 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x to 4x interpolation filters, on-board clock multiplier, and internal voltage reference. The DAC5681Z offers superior linearity, noise, crosstalk, and PLL phase noise performance.

The DAC5681Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by on-board 2x or 4x FIR filters. Each interpolation FIR is configurable in either low-pass or high-pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

The DAC5681Z is characterized for operation over the industrial temperature range of –40°C to 85°C and is available in a 64-pin VQFN package. Other members of the family include the dual-channel, interpolating DAC5682Z and the single-channel, non-interpolating DAC5681.

The DAC5681Z is a 16-bit 1.0 GSPS digital-to-analog converter (DAC) with wideband LVDS data input, integrated 2x to 4x interpolation filters, on-board clock multiplier, and internal voltage reference. The DAC5681Z offers superior linearity, noise, crosstalk, and PLL phase noise performance.

The DAC5681Z integrates a wideband LVDS port with on-chip termination. Full-rate input data can be transferred to a single DAC channel, or half-rate and 1/4-rate input data can be interpolated by on-board 2x or 4x FIR filters. Each interpolation FIR is configurable in either low-pass or high-pass mode, allowing selection of a higher order output spectral image. An on-chip delay lock loop (DLL) simplifies LVDS interfacing by providing skew control for the LVDS input data clock.

The DAC5681Z is characterized for operation over the industrial temperature range of –40°C to 85°C and is available in a 64-pin VQFN package. Other members of the family include the dual-channel, interpolating DAC5682Z and the single-channel, non-interpolating DAC5681.

Download View video with transcript Video

Technical documentation

No results found. Please clear your search and try again.
View all 6
Top documentation Type Title Format options Date
* Data sheet 16-BIT, 1.0 GSPS 2x-4x INTERPOLATING DAC. datasheet (Rev. G) Dec 3, 2015
Application note High Speed, Digital-to-Analog Converters Basics (Rev. A) Oct 23, 2012
User guide TSW1400 Pattern Generators May 3, 2012
Application note Passive Terminations for Current Output DACs Nov 10, 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters Jun 8, 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 Jun 2, 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

DAC5681ZEVM — DAC5681Z 16-Bit, 1.0-GSPS, 1x-4x Interpolating Digital-to-Analog Converter Evaluation Module

The DAC5681ZEVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' single-channel 16-bit 1.0 GSPS digital-to-analog converter (DAC) featuring a fll 1GSPS DDR LVDS interface, integrated 2x/4x interpolation filters, on-board clock multiplier and internal (...)

User guide: PDF
Supported products & hardware
In stock
Limit:
??asset.out-of-stock-ti_en_US??
Not available
Evaluation board

ABACO-3P-FMC204FPGA — Abaco Systems® FMC204 FPGA mezzanine card

The FMC204 is a quad channel D/A FMC daughter card. The card is based on TI's DAC5681Z dual channel 16-bit 1 Gsps device. The FMC204 daughter card is mechanically and electrically compliant to FMC standard (ANSI/VITA 57.1). The FMC204 has a high-pin count connector, front panel I/O, and can be (...)
Supported products & hardware
Daughter card

ABACO-3P-FMC110FPGA — Abaco Systems® FMC110 FPGA mezzanine card

The FMC110 is a dual channel A/D and dual channel D/A FMC daughter card. The card is based on TI's ADS5400 dual channel 12-bit 1 Gsps ADC and TI's DAC5681Z dual channel 16-bit 1 Gsps device. The FMC150 daughter card is mechanically and electrically compliant to FMC standard (ANSI/VITA 57.1). The (...)
Supported products & hardware
GUI for evaluation module (EVM)

DATACONVERTERPRO-SW — High Speed Data Converter Pro GUI Installer, v5.31

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter [analog-to-digital converter (ADC) and digital-to-analog converter (DAC)] and analog front-end (AFE) platforms. Designed to support the entire (...)

Supported products & hardware
GUI for evaluation module (EVM)

SLAC497 — DAC5682z EVM Software

Supported products & hardware
GUI for evaluation module (EVM)

SLLC420 — TSW3100EVM GUI v2.7

Supported products & hardware
Simulation model

DAC5681, DAC5681Z, DAC5682Z IBIS Model (Rev. A)

SLLC320 (38 KB) - IBIS model
Supported products & hardware
Calculation tool

SLAC169 — DAC5682 LPF Calculator

Supported products & hardware
Package Pins CAD symbols, footprints & 3D models
VQFN (RGC) 64 Ultra Librarian

Ordering & quality

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos