ADS62P49 Dual-Channel, 14-Bit, 250-MSPS Analog-to-Digital Converter (ADC) | TI.com

ADS62P49
ACTIVE
This product has been released to the market and is available for purchase. For some products, newer alternatives may be available.
Dual-Channel, 14-Bit, 250-MSPS Analog-to-Digital Converter (ADC)

Dual-Channel, 14-Bit, 250-MSPS Analog-to-Digital Converter (ADC) - ADS62P49
Datasheet
Dual Channel 14-/12-Bit, 250/210 MSPS ADC with DDR LVDS & Parallel CMOS Outputs datasheet (Rev. B)
 

Description

The ADS62Px9/x8 is a family of dual channel 14-bit and 12-bit A/D converters with sampling rates up to 250 MSPS. It combines high dynamic performance and low power consumption in a compact 64 QFN package. This makes it well-suited for multi-carrier, wide band-width communications applications.

The ADS62Px9/x8 has gain options that can be used to improve SFDR performance at lower full-scale input ranges. It includes a dc offset correction loop that can be used to cancel the ADC offset. Both DDR LVDS (Double Data Rate) and parallel CMOS digital output interfaces are available.

It includes internal references while the traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).

Features

  • Maximum Sample Rate: 250 MSPS
  • 14-Bit Resolution – ADS62P49/ADS62P48
  • 12-Bit Resolution – ADS62P29/ADS62P28
  • Total Power: 1.25 W at 250 MSPS
  • Double Data Rate (DDR) LVDS and Parallel CMOS Output Options
  • Programmable Gain up to 6dB for SNR/SFDR Trade-Off
  • DC Offset Correction
  • 90dB Cross-Talk
  • Supports Input Clock Amplitude Down to 400 mVPP Differential
  • Internal and External Reference Support
  • 64-QFN Package (9 mm × 9 mm)

Parametrics

Compare all products in High-speed ADCs (>10MSPS) Email Download to Excel
Part number Order Sample rate (Max) (MSPS) Features Resolution (Bits) Number of input channels SNR (dB) ENOB (Bits) SFDR (dB) Power consumption (Typ) (mW) Input range (Vp-p) Interface Operating temperature range (C) Analog input BW (MHz) Input buffer Package Group Package size: mm2:W x L (PKG) Rating Architecture
ADS62P49 Order now 250     High Performance     14     2     73.4     11.3     98     1250     2     DDR LVDS
Parallel CMOS    		 -40 to 85     700     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS62P15 Samples not available 125     Low Power     11     2     67.2     10.8     89     740     2     DDR LVDS
Parallel CMOS    		 -40 to 85     450     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS62P19 Samples not available 250     High Performance     11     2     66.5     10.6     98     1250     2     DDR LVDS
Parallel CMOS    		 -40 to 85     700     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS62P22 Samples not available 65     High Performance     12     2     71.6     11.5     94     518     2     DDR LVDS
Parallel CMOS    		 -40 to 85     450     No     VQFN | 64     64VQFN: 81 mm2: 9 x 9 (VQFN | 64)     Catalog     Pipeline    
ADS62P23 Samples not available 80     High Performance     12     2     71.6     11.6     93     587     2