Dual-Channel, 12-Bit, 105-MSPS Analog-to-Digital Converter (ADC)
Product details
Parameters
Package | Pins | Size
Features
- Maximum Sample Rate: 125 MSPS
- 12-Bit Resolution with No Missing Codes
- 95 dB Crosstalk
- Parallel CMOS and DDR LVDS Output Options
- 3.5 dB Coarse Gain and Programmable Fine Gain
up to 6 dB for SNR/SFDR Trade-Off - Digital Processing Block with:
- Offset Correction
- Fine Gain Correction, in Steps of 0.05 dB
- Decimation by 2/4/8
- Built-in and Custom Programmable
24-Tap Low-/High-/Band-Pass Filters
- Supports Sine, LVPECL, LVDS, and LVCMOS Clocks and
Amplitude Down to 400 mVPP - Clock Duty Cycle Stabilizer
- Internal Reference; Supports External Reference also
- 64-QFN Package (9mm × 9mm)
- Pin Compatible 14-Bit Family (ADS62P4X)
Description
ADS62P2X is a dual channel 12-bit A/D converter family with maximum sample rates up to 125 MSPS. It combines high performance and low power consumption in a compact 64 QFN package. Using an internal sample and hold and low jitter clock buffer, the ADC supports high SNR and high SFDR at high input frequencies. It has coarse and fine gain options that can be used to improve SFDR performance at lower full-scale input ranges.
ADS62P2X includes a digital processing block that consists of several useful and commonly used digital functions such as ADC offset correction, fine gain correction (in steps of 0.05 dB), decimation by 2,4,8 and in-built and custom programmable filters. By default, the digital processing block is bypassed, and its functions are disabled.
Two output interface options exist – parallel CMOS and DDR LVDS (Double Data Rate). ADS62P2X includes internal references while traditional reference pins and associated decoupling capacitors have been eliminated. Nevertheless, the device can also be driven with an external reference. The device is specified over the industrial temperature range (–40°C to 85°C).
Technical documentation
Design & development
For additional terms or required resources, click any title below to view the detail page where available.Hardware development
Description
The ADS62P24 EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS62P24 device, a dual channel 12-bit 105 MSPS analog to digital converter. The ADC features a user selectable parallel CMOS or DDR LVDS output. Users can use either the TSW1100 (CMOS mode (...)
Features
- Transformer coupled analog input path
- Transformer coupled clock input path
- Amplifier path based on the THS4509
- Configurable parallel CMOS or DDR LVDS output modes
- Direct connection to TSW1100 or TSW1405EVM High Speed ADC Evaluation Systems
- Separate analog and digital supply connections
Description
The ADS62P44 EVM is a circuit board that allows designers to evaluate the performance of Texas Instruments' ADS62P44 device, a dual channel 14-bit 105 MSPS analog to digital converter. The ADC features a user selectable parallel CMOS or DDR LVDS output. Users can use either the TSW1100 (CMOS mode (...)
Features
- Transformer coupled analog input path
- Transformer coupled clock input path
- Amplifier path based on the THS4509
- Configurable parallel CMOS or DDR LVDS output modes
- Direct connection to TSW1100 or TSW1405EVM High Speed ADC Evaluation Systems
- Separate analog and digital supply connections
Description
The TSW1405EVM is a low cost data capture circuit board used to evaluate some of Texas Instrumentsâ (TI) most popular high speed analog-to-digital converters (ADC).
ÂThe TSW1405EVM supports a high speed LVDS bus capable of providing 16-bit samples at 1.0 GSPS. The platform supports a 64k sample depth (...)
Features
Software development
Features
- Compatible with TSW1400, TSW1405, TSW1406 and TSW14J10, TSW14J50, TSW14J56, and TSW14J57 pattern-generation and data-capture platforms
- Works with all TI high-speed DAC, ADC, and AFE products
- Provides time-domain and frequency-domain analysis
- Supports single-tone, multi-tone, and modulated (...)
Design tools & simulation
The ADC Harmonic Calculation tool is an excel based calculator for determining the location in frequency space of high order harmonics following Nyquist aliasing in an analog to digital converter.
Given an ADC sample rate and the span of a signal of interest the calcultor will determine if the 2nd (...)
CAD/CAE symbols
| Package | Pins | Download |
|---|---|---|
| VQFN (RGC) | 64 | View options |
Ordering & quality
Support & training
TI E2E™ forums with technical support from TI engineers
Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.
If you have questions about quality, packaging or ordering TI products, see TI support.