12-Bit, 550-MSPS, RF Sampling Analog-to-Digital Converter (ADC)


Product details


Sample rate (Max) (MSPS) 550 Resolution (Bits) 12 Number of input channels 1 Interface type Parallel LVDS Analog input BW (MHz) 2300 Features High Performance Rating Catalog Input range (Vp-p) 2.2 Power consumption (Typ) (mW) 2250 Architecture Pipeline SNR (dB) 65.4 ENOB (Bits) 10.4 SFDR (dB) 90 Operating temperature range (C) -40 to 85 Input buffer Yes open-in-new Find other High-speed ADCs (>10MSPS)

Package | Pins | Size

HTQFP (PFP) 80 196 mm² 14 x 14 open-in-new Find other High-speed ADCs (>10MSPS)


  • 12-Bit Resolution
  • On-Chip Analog Buffer
  • ADS5463: 500 MSPS
  • ADS5463 SFDR: 77dBc at 300 MHz fIN
  • ADS54RF63: 550 MSPS
  • ADS54RF63 SFDR: 70dBc at 900 MHz fIN
  • 2.3-GHz Input Bandwidth
  • LVDS-Compatible Outputs
  • Very Low Latency: 3.5 Clock Cycles
  • High Analog Input Swing without Damage,> 10 Vpp Differential-AC Signal
  • Total Power Dissipation: 2.2 W
  • 80-Pin TQFP PowerPAD Package (14-mm × 14-mm footprint)
  • Industrial Temperature Range: -40°C to 85°C
  • Pin-Similar/Compatible to 12-, 13-, and 14-Bit Family: ADS5440/ADS5444/ADS5474
    • Test and Measurement Instrumentation
    • Software-Defined Radio
    • Data Acquisition
    • Power Amplifier Linearization
    • Communication Instrumentation
    • Radar

All trademarks are the property of their respective owners.

open-in-new Find other High-speed ADCs (>10MSPS)


The ADS5463/ADS54RF63 is a 12-bit, 500-/550-MSPS analog-to-digital converter (ADC) that operates from both a 5-V supply and 3.3-V supply, while providing LVDS-compatible digital outputs. This ADC is one of a family of 12-, 13-, and 14-bit ADCs that operate from 210 MSPS to 550 MSPS. The ADS5463/ADS54RF63 input buffer isolates the internal switching of the onboard track and hold (T&H) from disturbing the signal source while providing a high-impedance input.

The ADS54RF63 provides superior SFDR compared to the ADS5463 when the analog input frequency exceeds ~350 MHz or if operation up to 550 MSPS is required.

The ADS5463/ADS54RF63 is available in a TQFP-80 PowerPAD™ package. The ADS5463/ADS54RF63 is built on the Texas Instrument complementary bipolar process (BiCom3) and specified over the full industrial temperature range (-40°C to 85°C).

open-in-new Find other High-speed ADCs (>10MSPS)

Technical documentation

star = Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 23
Type Title Date
* Data sheet 12-Bit 500-/550-MSPS Analog-to-Digital Converters datasheet (Rev. E) Jul. 01, 2009
Technical article Keys to quick success using high-speed data converters Oct. 13, 2020
Technical article How to achieve fast frequency hopping Mar. 03, 2019
Technical article RF sampling: Learning more about latency Feb. 09, 2017
Technical article Why phase noise matters in RF sampling converters Nov. 28, 2016
Application note Signal Chain Noise Figure Analysis Oct. 29, 2014
Application note High-Speed, Analog-to-Digital Converter Basics Jan. 11, 2012
Application note 3Q 2011 Issue Analog Applications Journal Sep. 16, 2011
Application note Clock jitter analyzed in the time domain, Part 3 Sep. 16, 2011
Application note Журнал по применению аналоговых компонентов 3Q 2011 Sep. 01, 2011
More literature TI and Altera Ease Design Process with Compatible Evaluation Tools Apr. 25, 2011
More literature TI and Xilinx Ease Design Process with Compatible Evaluation Tools Apr. 25, 2011
More literature Журнал по применению аналоговых компонентов 3кв. 2010 Jan. 13, 2011
Application note 4Q 2010 Issue Analog Applications Journal Nov. 15, 2010
Application note Clock jitter analyzed in the time domain, Part 2 Nov. 15, 2010
Application note Driving High-Speed ADCs: Circuit Topologies and System-Level Parameters (Rev. A) Sep. 10, 2010
Application note 3Q 2010 Issue Analog Applications Journal Aug. 11, 2010
Application note Clock jitter analyzed in the time domain, Part 1 Aug. 11, 2010
User guide ADS54RF63-ADX4 EVM User's Guide Oct. 07, 2009
Application note Smart Selection of ADC/DAC Enables Better Design of Software-Defined Radio Apr. 28, 2009
Application note CDCE62005 as Clock Solution for High-Speed ADCs Sep. 04, 2008
Application note CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters Jun. 08, 2008
Application note Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 Jun. 02, 2008

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development


The ADS54RF63EVM is a circuit board which allows the designer to run an evaluation of Texas Instruments' ADS5463 device, a 12 bit 550 MSPS ADC optimized for high SFDR with high IF/RF inputs. With the supplied Logic analyzer breakout board, the ADC LVDS output can be directly captured using either an (...)

  • Transformer coupled analog input path
  • Texas Instruments' THS9001 analog input path
  • LVDS capture ability

Software development

High-speed data converter pro software
DATACONVERTERPRO-SW This high-speed data converter pro GUI is a PC (Windows® XP/7 compatible) program designed to aid in evaluation of most TI high-speed data converter and analog front-end (AFE) platforms. Designed to support the entire TSW14xxx series of data-capture and pattern-generation cards (...)
  • Compatible with TSW1400, TSW1405, TSW1406 and TSW14J10, TSW14J50, TSW14J56, and TSW14J57 pattern-generation and data-capture platforms
  • Works with all TI high-speed DAC, ADC, and AFE products
  • Provides time-domain and frequency-domain analysis
  • Supports single-tone, multi-tone, and modulated (...)

Design tools & simulation

SLAC120C.ZIP (10 KB) - IBIS Model
PSpice® for TI design and simulation tool
PSPICE-FOR-TI — PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
  • Leverages Cadence PSpice Technology
  • Preinstalled library with a suite of digital models to enable worst-case timing analysis
  • Dynamic updates ensure you have access to most current device models
  • Optimized for simulation speed without loss of accuracy
  • Supports simultaneous analysis of multiple products
  • (...)
Jitter and SNR Calculator for ADCs
JITTER-SNR-CALC JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.

CAD/CAE symbols

Package Pins Download
HTQFP (PFP) 80 View options

Ordering & quality

Information included:
  • RoHS
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​