Product details

Sample rate (Max) (MSPS) 65 Resolution (Bits) 12 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 520 Features Low Power Rating Catalog Input range (Vp-p) 2 Power consumption (Typ) (mW) 616 Architecture Pipeline SNR (dB) 70 ENOB (Bits) 11.3 SFDR (dB) 85 Operating temperature range (C) -40 to 85 Input buffer No
Sample rate (Max) (MSPS) 65 Resolution (Bits) 12 Number of input channels 8 Interface type Serial LVDS Analog input BW (MHz) 520 Features Low Power Rating Catalog Input range (Vp-p) 2 Power consumption (Typ) (mW) 616 Architecture Pipeline SNR (dB) 70 ENOB (Bits) 11.3 SFDR (dB) 85 Operating temperature range (C) -40 to 85 Input buffer No
VQFN (RGC) 64 81 mm² 9.0 x 9.0
  • Speed and Resolution Grades:
    • ADS5281: 12-bit, 50MSPS
    • ADS5282: 12-bit, 65MSPS
  • Power Dissipation:
    • 48mW/Channel at 30MSPS
    • 55mW/Channel at 40MSPS
    • 64mW/Channel at 50MSPS
    • 77mW/Channel at 65MSPS
  • 70dBFS SNR at 10MHz IF
  • Analog Input Full-Scale Range: 2VPP
  • Low-Frequency Noise Suppression Mode
  • 6dB Overload Recovery In One Clock
  • External and Internal (Trimmed) Reference
  • 3.3V Analog Supply, 1.8V Digital Supply
  • Single-Ended or Differential Clock:
    • Clock Duty Cycle Correction Circuit (DCC)
  • Programmable Digital Gain: 0dB to 12dB
  • Serialized DDR LVDS Output
  • Programmable LVDS Current Drive, Internal Termination
  • Test Patterns for Enabling Output Capture
  • Straight Offset Binary or Two’s Complement Output
  • Package Options:
    • 9mm × 9mm QFN-64
    • HTQFP-80 PowerPAD Compatible with ADS527x Family
  • Speed and Resolution Grades:
    • ADS5281: 12-bit, 50MSPS
    • ADS5282: 12-bit, 65MSPS
  • Power Dissipation:
    • 48mW/Channel at 30MSPS
    • 55mW/Channel at 40MSPS
    • 64mW/Channel at 50MSPS
    • 77mW/Channel at 65MSPS
  • 70dBFS SNR at 10MHz IF
  • Analog Input Full-Scale Range: 2VPP
  • Low-Frequency Noise Suppression Mode
  • 6dB Overload Recovery In One Clock
  • External and Internal (Trimmed) Reference
  • 3.3V Analog Supply, 1.8V Digital Supply
  • Single-Ended or Differential Clock:
    • Clock Duty Cycle Correction Circuit (DCC)
  • Programmable Digital Gain: 0dB to 12dB
  • Serialized DDR LVDS Output
  • Programmable LVDS Current Drive, Internal Termination
  • Test Patterns for Enabling Output Capture
  • Straight Offset Binary or Two’s Complement Output
  • Package Options:
    • 9mm × 9mm QFN-64
    • HTQFP-80 PowerPAD Compatible with ADS527x Family

The ADS528x is a family of high-performance, low-power, octal channel analog-to-digital converters (ADCs). Available in either a 9mm × 9mm QFN package or an HTQFP-80 package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS528x is highly customizable for a diversity of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com), describes how to interface the serial LVDS outputs of TI&3146;s ADCs to Xilinx field-programmable gate arrays (FPGAs). The ADS528x family is specified over the industrial temperature range of –40°C to +85°C.

The ADS528x is a family of high-performance, low-power, octal channel analog-to-digital converters (ADCs). Available in either a 9mm × 9mm QFN package or an HTQFP-80 package, with serialized low-voltage differential signaling (LVDS) outputs and a wide variety of programmable features, the ADS528x is highly customizable for a diversity of applications and offers an unprecedented level of system integration. An application note, XAPP774 (available at www.xilinx.com), describes how to interface the serial LVDS outputs of TI&3146;s ADCs to Xilinx field-programmable gate arrays (FPGAs). The ADS528x family is specified over the industrial temperature range of –40°C to +85°C.

Download

Technical documentation

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Evaluation board

ADS5282EVM — ADS5282 Eight-Channel, 12-Bit, 65-MSPS Analog-to-Digital Converter Evaluation Module

Special Note: Customers looking to evaluate the ADS528x, should order a ADS528xEVM, a ADSDESER-50EVM, and a ADSDESER-50EVM Adapter Card.

The ADS5282EVM provides a platform for evaluating the eight-channel ADS5282 analog-to-digital converter (ADC) under various signal, reference, and supply (...)

Not available on TI.com
Software programming tool

HSADC-SPI-UTILITY — High Speed ADC SPI Programming Tool

Support software

DATACONVERTERPRO-SW — High-speed data converter pro software

This high-speed data converter pro GUI is a PC (Windows® XP/7/10 compatible) program designed to aid in evaluation of most TI high-speed data converter and analog front-end (AFE) platforms. Designed to support the entire TSW14xxx series of data-capture and pattern-generation cards, (...)
Simulation model

ADS5281/82/87 IBIS Model

SBOC249.ZIP (360 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Calculation tool

ADC-HARMONIC-CALC — Analog-to-digital converter (ADC) harmonic calculator

    The ADC Harmonic Calculation tool is an excel based calculator for determining the location in frequency space of high order harmonics following Nyquist aliasing in an analog to digital converter.

    Given an ADC sample rate and the span of a signal of interest the calcultor will determine if the 2nd (...)

Calculation tool

JITTER-SNR-CALC — Jitter and SNR Calculator for ADCs

JITTER-SNR-CALC can be used for calculating theoretical Signal to Noise (SNR) performance of ADCs based on input frequency and clock jitter.
Reference designs

TIDA-00078 — Direct Down-Conversion System with I/Q Correction

The I/Q Correction block implemented in the Field Programmable Gate Array (FPGA) of the TSW6011EVM helps users to adopt a direct down conversion receiver architecture in a wireless system. The I/Q correction block consists of a single-tap blind algorithm, which corrects the frequency-independent (...)
Package Pins Download
VQFN (RGC) 64 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos