Dual-Channel, 16-Bit, 500-MSPS, 1x-16x Interpolating Digital-to-Analog Converter (DAC)


Product details


Resolution (Bits) 16 DAC channels 2 Interface Parallel CMOS Sample/update rate (MSPS) 500 Features High Performance Rating Catalog Interpolation 16x, 1x, 2x, 4x, 8x Power consumption (Typ) (mW) 445 SFDR (dB) 89 Architecture Current Sink Operating temperature range (C) -40 to 85 Reference: type Int open-in-new Find other High-speed DACs (>10MSPS)

Package | Pins | Size

HTQFP (PZP) 100 256 mm² 16 x 16 open-in-new Find other High-speed DACs (>10MSPS)


  • 500-MSPS Maximum-Update-Rate DAC
    • 1 Carrier: 76 dB Centered at 30.72-MHz IF, 245.76 MSPS
    • 1 Carrier: 73 dB Centered at 61.44-MHz IF, 245.76 MSPS
    • 2 Carrier: 72 dB Centered at 30.72-MHz IF, 245.76 MSPS
    • 4 Carrier: 64 dB Centered at 92.16-MHz IF, 491.52 MSPS
  • Selectable 2×, 4×, 8×, and 16× Interpolation
    • Linear Phase
    • 0.05-dB Pass-Band Ripple
    • 80-dB Stop-Band Attenuation
    • Stop-Band Transition 0.4-0.6 fDATA
  • 32-Bit Programmable NCO
  • On-Chip 2× - 16× PLL Clock Multiplier With Bypass Mode
  • Differential Scalable Current Outputs: 2 mA to 20 mA
  • On-Chip 1.2-V Reference
  • 1.8-V Digital and 3.3-V Analog Supplies
  • 1.8-V/3.3-V CMOS-Compatible Interface
  • Power Dissipation: 950 mW at Full Maximum Operating Conditions
  • Package: 100-Pin HTQFP
    • Cellular Base Transceiver Station Transmit Channel
      • CDMA: W-CDMA, CDMA2000, IS-95
      • TDMA: GSM, IS-136, EDGE/UWC-136
    • Baseband I and Q Transmit
    • Input Interface: Quadrature Modulation for Interfacing With Baseband Complex Mixing ASICs
    • Single-Sideband Up-Conversion
    • Diversity Transmit
    • Cable Modem Termination System

PowerPAD is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners

open-in-new Find other High-speed DACs (>10MSPS)


The DAC5686 is a dual-channel 16-bit high-speed digital-to-analog converter (DAC) with integrated 2×, 4×, 8×, and 16× interpolation filters, a numerically controlled oscillator (NCO), onboard clock multiplier, and on-chip voltage reference. The DAC5686 has been specifically designed to allow for low input data rates between the DAC and ASIC, or FPGA, and high output transmit intermediate frequencies (IF). Target applications include high-speed digital data transmission in wired and wireless communication systems and high-frequency direct-digital synthesis DDS.

The DAC5686 provides three modes of operation: dual-channel, single-sideband, and quadrature modulation. In dual-channel mode, interpolation filtering increases the DAC update rate, which reduces sinx/x rolloff and enables the use of relaxed analog post-filtering.

Single-sideband mode provides an alternative interface to the analog quadrature modulators. Channel carrier selection is performed at baseband by mixing in the ASIC/FPGA. Baseband I and Q from the ASIC/FPGA are input to the DAC5686, which in turn performs a complex mix resulting in Hilbert transform pairs at the outputs of the DAC5686's two DACs. An external RF quadrature modulator then performs the final single-sideband up-conversion. The DAC5686's complex mixing frequencies are flexibly chosen with the 32-bit programmable NCO.

Unmatched gains and offsets at the RF quadrature modulator result in unwanted sideband and local oscillator feedthrough. Each DAC in the DAC5686 has an 11-bit offset adjustment and 12-bit gain adjustment, which compensate for quadrature modulator input imbalances, thus reducing RF filtering requirements.

In quadrature modulation mode, on-chip mixing provides baseband-to-IF up-conversion. Mixing frequencies are flexibly chosen with a 32-bit programmable NCO. Channel carrier selection is performed at baseband by complex mixing in the ASIC/FPGA. Baseband I and Q from the ASIC/FPGA are input to the DAC5686, which interpolates the low data-rate signal to higher data rates. The single DAC output from the DAC5686 is the final IF single-sideband spectrum presented to RF.

The 2×, 4×, 8×, and 16× interpolation filters are implemented as a cascade of half-band 2× interpolation filters. Unused filters for interpolation rates of less than 16× are shut off to reduce power consumption. The DAC5686 provides a full bypass mode, which enables the user to bypass all the interpolation and mixing.

The DAC5686 PLL clock multiplier controls all internal clocks for the digital filters and the DAC cores. The differential clock input and internal clock circuitry provides for optimum jitter performance. Sine wave clock input signal is supported. The PLL can be bypassed by an external clock running at the DAC core update rate. The clock divider of the PLL ensures that the digital filters operate at the correct clock frequencies.

The DAC5686 operates with an analog supply voltage of 3.3 V and a digital supply voltage of 1.8 V. Digital I/Os are 1.8-V and 3.3-V CMOS compatible. Power dissipation is 950 mW at maximum operating conditions. The DAC5686 provides a nominal full-scale differential current output of 20 mA, supporting both single-ended and differential applications. The output current can be directly fed to the load with no additional external output buffer required. The device has been specifically designed for a differential transformer-coupled output with a 50- doubly terminated load. For a 20-mA full-scale output current, both a 4:1 impedance ratio (resulting in an output power of 4 dBm) and 1:1 impedance ratio transformer (-2-dBm output power) are supported.

The DAC5686 operational modes are configured by programming registers through a serial interface. The serial interface can be configured to either a 3- or 4-pin interface allowing it to communicate with many industry-standard microprocessors and microcontrollers. Data (I and Q) can be input to the DAC5686 as separate parallel streams on two data buses, or as a single interleaved data stream on one data bus.

An accurate on-chip 1.2-V temperature-compensated band-gap reference and control amplifier allows the user to adjust the full-scale output current from 20 mA down to 2 mA. This provides 20-dB gain range control capabilities. Alternatively, an external reference voltage can be applied for maximum flexibility. The device features a SLEEP mode, which reduces the standby power to approximately 10 mW, thereby minimizing the system power consumption.

The DAC5686 is available in a 100-pin HTQFP package. The device is characterized for operation over the industrial temperature range of -40°C to 85°C.

open-in-new Find other High-speed DACs (>10MSPS)

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 16
Type Title Date
* Datasheet 16-Bit 500 MSPS 2x-16x Interpolating Dual-Channel DAC datasheet (Rev. F) Jun. 03, 2009
Application notes Q3 2009 Issue Analog Applications Journal Sep. 24, 2018
Technical articles Digital signal processing in RF sampling DACs – part 2 Apr. 04, 2017
Technical articles Digital signal processing in RF sampling DACs - part 1 Feb. 13, 2017
Technical articles Why phase noise matters in RF sampling converters Nov. 28, 2016
Technical articles RF sampling: frequency planning yields a clean spectrum Nov. 18, 2015
Application notes High Speed, Digital-to-Analog Converters Basics (Rev. A) Oct. 23, 2012
User guides DAC5686 EVM User's Guide (Rev. F) Aug. 24, 2010
Application notes Interfacing op amps to high-speed DACs, Part 1: Current-sinking DACs Jul. 14, 2009
Application notes Passive Terminations for Current Output DACs Nov. 10, 2008
Application notes CDCE72010 as a Clocking Solution for High-Speed Analog-to-Digital Converters Jun. 08, 2008
Application notes Phase Noise Performance and Jitter Cleaning Ability of CDCE72010 Jun. 02, 2008
User guides TSW3003 Demonstration Kit (Rev. D) Aug. 28, 2007
User guides TSW3000 Demo Kit (Rev. B) Nov. 20, 2005
User guides TSW3000 Demo Kit (Rev. A) Sep. 26, 2005
Application notes DAC5686/DAC5687 Clock Generation Using PLL & External Clock Modes (Rev. A) Jul. 21, 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Software development

High-speed data converter pro software
DATACONVERTERPRO-SW This high-speed data converter pro GUI is a PC (Windows® XP/7 compatible) program designed to aid in evaluation of most TI high-speed data converter and analog front-end (AFE) platforms. Designed to support the entire TSW14xxx series of data-capture and pattern-generation cards (...)
  • Compatible with TSW1400, TSW1405, TSW1406 and TSW14J10, TSW14J50, TSW14J56, and TSW14J57 pattern-generation and data-capture platforms
  • Works with all TI high-speed DAC, ADC, and AFE products
  • Provides time-domain and frequency-domain analysis
  • Supports single-tone, multi-tone, and modulated (...)

Design tools & simulation

SLWC058A.ZIP (18 KB) - IBIS Model
SCAC057.ZIP (2 KB)

CAD/CAE symbols

Package Pins Download
HTQFP (PZP) 100 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​


Related videos