ADS54J69

ACTIVE

Dual-Channel, 16-Bit, 500-MSPS Analog-to-Digital Converter (ADC)

Top

Product details

Parameters

Sample rate (Max) (MSPS) 500 Resolution (Bits) 16 Number of input channels 2 Analog input BW (MHz) 1200 Features High Performance Rating Catalog Input range (Vp-p) 1.9 Power consumption (Typ) (mW) 2700 Architecture Pipeline SNR (dB) 74.2 ENOB (Bits) 12 SFDR (dB) 95 Operating temperature range (C) -40 to 85 Input buffer Yes open-in-new Find other High-speed ADCs (>10MSPS)

Package | Pins | Size

VQFNP (RMP) 72 100 mm² 10 x 10 open-in-new Find other High-speed ADCs (>10MSPS)

Features

  • 16-Bit Resolution, Dual-Channel, 500-MSPS ADC
  • Idle Channel Noise Floor: –159 dBFS/Hz
  • Spectral Performance (fIN = 170 MHz at –1 dBFS):
    • SNR: 73 dBFS
    • NSD: –157 dBFS/Hz
    • SFDR: 93 dBc
    • SFDR: 94 dBc (Except HD2, HD3, and Interleaving Tone)
  • Spectral Performance (fIN = 310 MHz at –1 dBFS):
    • SNR: 71.7 dBFS
    • NSD: –155.7 dBFS/Hz
    • SFDR: 81 dBc
    • SFDR: 94 dBc (Except HD2, HD3, and Interleaving Tone)
  • Channel Isolation: 100 dBc at fIN = 170 MHz
  • Input Full-Scale: 1.9 VPP
  • Input Bandwidth (3 dB): 1.2 GHz
  • On-Chip Dither
  • Integrated Decimate-by-2 Filter
  • JESD204B Interface with Subclass 1 Support:
    • 1 Lane per ADC at 10.0 Gbps
    • 2 Lanes per ADC at 5.0 Gbps
    • Support for Multi-Chip Synchronization
  • Power Dissipation: 1.35 W/ch at 500 MSPS
  • 72-Pin VQFNP Package (10 mm × 10 mm)
open-in-new Find other High-speed ADCs (>10MSPS)

Description

The ADS54J69 is a low-power, wide-bandwidth, 16-bit, 500-MSPS, dual-channel, analog-to-digital converter (ADC). Designed for high signal-to-noise ratio (SNR), the device delivers a noise floor of –159 dBFS/Hz for applications aiming for highest dynamic range over a wide instantaneous bandwidth. The device supports the JESD204B serial interface with data rates up to 10.0 Gbps, supporting one or two lanes per ADC. The buffered analog input provides uniform input impedance across a wide frequency range and minimizes sample-and-hold glitch energy. Each ADC channel is directly connected to a wideband digital down-converter (DDC) block. The ADS54J69 provides excellent spurious-free dynamic range (SFDR) over a large input frequency range with very low power consumption.

The JESD204B interface reduces the number of interface lines, allowing high system integration density. An internal phase-locked loop (PLL) multiplies the ADC sampling clock to derive the bit clock that is used to serialize the 16-bit data from each channel.

open-in-new Find other High-speed ADCs (>10MSPS)
Download

Technical documentation

= Featured
No results found. Please clear your search and try again. View all 5
Type Title Date
* Datasheet ADS54J69 Dual-Channel, 16-Bit, 500-MSPS, Analog-to-Digital Converter datasheet (Rev. C) Jan. 20, 2017
Technical articles How to achieve fast frequency hopping Mar. 03, 2019
Technical articles RF sampling: Learning more about latency Feb. 09, 2017
Technical articles Why phase noise matters in RF sampling converters Nov. 28, 2016
Technical articles How to minimize filter loss when you drive an ADC Oct. 20, 2016

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Hardware development

EVALUATION BOARDS Download
document-generic User guide
Description

The ADS54J69EVM is an evaluation module (EVM) that allows for the evaluation of Texas Instruments’ ADS54J69 and LMK04828 clock jitter cleaner. The ADS54J69 is a low power, 16-bit, 500-MSPS analog to digital converter (ADC) with a buffered analog input and outputs featuring a JESD204B (...)

Features
  • Flexible transformer-coupled analog input to allow for a variety of sources and frequencies
  • Easy to use software GUI to configure the ADS54J69 and LMK04828 for a variety of configurations through a USB interface
  • Quickly evaluate ADC performance through High Speed Data Converter Pro software
  • Simple (...)

Design tools & simulation

SIMULATION MODELS Download
SBAM257.ZIP (43 KB) - IBIS Model
SIMULATION MODELS Download
SBAM258.ZIP (1953 KB) - IBIS-AMI Model

CAD/CAE symbols

Package Pins Download
VQFN (RMP) 72 View options

Ordering & quality

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos

Related videos