SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
DCC also counts the number of error pulses generated since reset or since last time the error count is cleared. This is read/write register for CPU to clear when new trace of number of errors is required to be maintained.