SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
The PCIe core decodes all MSI and MSI-X messages received from the link and forwards them on the low-priority AXI master interface. These messages must then be routed to the system interrupt controller by the SoC interconnect (CBASS0).