SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
LPDDR4 memories use frequency set points to allow the memory to easily switch between two different frequencies without ever being in an un-trained state. There are two frequency set points - frequency set point 0 and frequency set point 1.
FSP is controlled through the following bits: