SPRUIU1C July 2020 – February 2024 DRA821U , DRA821U-Q1
When an interrupt is generated, host CPU must take appropriate actions to identify the source of error and restart the respective channel in DMA and MCRC module. To restart a CRC channel user must perform the following steps in the ISR:
The host CPU must use byte write to restart each individual channel.